A time-delay digital tanlock loop

被引:39
|
作者
Hussain, ZM [1 ]
Boashash, B
Hassan-Ali, M
Al-Araji, SR
机构
[1] Queensland Univ Technol, Signal Proc Res Ctr, Brisbane, Qld, Australia
[2] Alcatel USA, Petaluma, CA 94954 USA
[3] Sci Atlanta Inc, Transmiss Network Syst, Lawrenceville, GA 30042 USA
关键词
Hilbert transform; nonuniform sampling; phase-locked loop;
D O I
10.1109/78.934151
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a nonuniform sampling digital tanlock loop (DTL) that utilizes a constant time-delay unit instead of the constant 90 degrees phase shifter. The new structure reduces the complexity of implementation and avoids many of the practical problems associated with the digital Hilbert transformer like the approximations and frequency limitations, The time-delay digital tanlock loop (TDTL) preserves the most important features of the conventional DTL (CDTL), such as reduced sensitivity to the variation of the signal power. It also introduces improvement over the first-order CDTL under suitable choice of the circuit parameters. The first- and second-order loops are analyzed for locking conditions and steady-state phase error.
引用
收藏
页码:1808 / 1815
页数:8
相关论文
共 50 条
  • [1] BIFURCATION, CHAOS AND THEIR CONTROL IN A TIME-DELAY DIGITAL TANLOCK LOOP
    Banerjee, Tanmoy
    Paul, Bishwajit
    Sarkar, B. C.
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2013, 23 (08):
  • [2] Performance of the time-delay digital tanlock loop as PM demodulator in Gaussian noise
    Hussain, Zahir M.
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 415 - 420
  • [3] Convergence behavior of the first-order time-delay digital tanlock loop
    Hussain, ZM
    IEEE COMMUNICATIONS LETTERS, 2002, 6 (07) : 291 - 293
  • [4] The time-delay digital tanlock loop: performance analysis in additive Gaussian noise
    Hussain, ZM
    Boashash, B
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2002, 339 (01): : 43 - 60
  • [5] Initialization for time delay digital tanlock loop
    Al-Ali, Omar Al-kharji
    Al-Qutayri, Mahmoud
    Al-Araji, Saleh
    Anani, Nader
    2015 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY RESEARCH (ICTRC), 2015, : 108 - 111
  • [6] Implementation of reconfigurable time delay digital tanlock loop
    Al-Qutayri, MA
    Al-Araji, SR
    Al-Moosa, NI
    Smart Structures, Devices, and Systems II, Pt 1 and 2, 2005, 5649 : 110 - 117
  • [7] Performance evaluation of the time delay digital tanlock loop architectures
    Al-Ali, Omar Al-Kharji
    Anani, Nader
    Al-Qutayri, Mahmoud
    Al-Araji, Saleh
    Ponnapalli, Prasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (01) : 88 - 112
  • [8] Digital tanlock loop architecture with no delay
    Al-Ali, Omar Al-Kharji
    Anani, Nader
    Al-Araji, Saleh
    Al-Qutayri, Mahmoud
    Ponnapalli, Prasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (02) : 179 - 195
  • [9] Fast acquisition digital tanlock loop with adaptive time delay
    Al-Moosa, N
    Al-Araji, S
    Al-Qutayri, M
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A629 - A632
  • [10] Improved first-order time-delay tanlock loop architectures
    Al-Qutayri, Mahmoud A.
    Al-Araji, Saleh R.
    Al-Moosa, Nawaf I.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1896 - 1908