共 50 条
- [1] A low-power multithreaded processor for software defined radio [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 43 (2-3): : 143 - 159
- [4] A Low-Power Multithreaded Processor for Software Defined Radio [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2006, 43 : 143 - 159
- [5] A Low Power Reconfigurable Analog Baseband Block for Software Defined Radio [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 62 (02): : 131 - 144
- [6] A Low Power Reconfigurable Analog Baseband Block for Software Defined Radio [J]. Journal of Signal Processing Systems, 2011, 62 : 131 - 144
- [7] A 130nm Low power Software-Defined radio receiver [J]. 2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1022 - 1024
- [8] Low Power Area Optimized Novel Architecture for Software Defined Radio in FPGA [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 522 - 526
- [9] A Low Power Software-Defined-Radio Baseband Processor for the Internet of Things [J]. PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 40 - 51
- [10] Low Noise Amplifier for Software Defined Radio [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,