共 50 条
- [4] AND8T SRAM Macro with Improved Linearity for Multi-bit In-Memory Computing [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [5] Robust In-Memory Computing with Hyperdimensional Stochastic Representation [J]. 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
- [7] Fulfilling Brain-inspired Hyperdimensional Computing with In-memory Computing [J]. ERCIM NEWS, 2021, (125): : 28 - 30
- [8] A Multi-Bit In-Memory-Computing SRAM Macro Using Column-Wise Charge Redistribution for DNN Inference in Edge Computing Devices [J]. 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 421 - 422
- [10] In-Memory Nearest Neighbor Search with FeFET Multi-Bit Content-Addressable Memories [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1084 - 1089