MIMHD: Accurate and Efficient Hyperdimensional Inference Using Multi-Bit In-Memory Computing

被引:13
|
作者
Kazemi, Arman [1 ]
Sharifi, Mohammad Mehdi [1 ]
Zou, Zhuowen [2 ]
Niemier, Michael [1 ]
Hu, X. Sharon [1 ]
Imani, Mohsen [3 ]
机构
[1] Univ Notre Dame, Notre Dame, IN 46556 USA
[2] Univ Calif San Diego, La Jolla, CA 92093 USA
[3] Univ Calif Irvine, Irvine, CA 92717 USA
关键词
D O I
10.1109/ISLPED52811.2021.9502498
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hyperdimensional Computing (HDC) is an emerging computational framework that mimics important brain functions by operating over high-dimensional vectors, called hypervectors (HVs). In-memory computing implementations of HDC are desirable since they can significantly reduce data transfer overheads. All existing in-memory HDC platforms consider binary HVs where each dimension is represented with a single bit. However, utilizing multi-bit HVs allows HDC to achieve acceptable accuracies in lower dimensions which in turn leads to higher energy efficiencies. Thus, we propose a highly accurate and efficient multi-bit in-memory HDC inference platform called MIMHD. MIMHD supports multi-bit operations using ferroelectric field-effect transistor (FeFET) crossbar arrays for multiply-and-add and FeFET multi-bit content-addressable memories for associative search. We also introduce a novel hardware-aware retraining framework (HWART) that trains the HDC model to learn to work with MIMHD. For six popular datasets and 4000 dimension HVs, MIMHD using 3-bit (2-bit) precision HVs achieves (i) average accuracies of 92.6% (88.9%) which is 8.5% (4.8%) higher than binary implementations; (ii) 84.1x (78.6x) energy improvement over a GPU, and (iii) 38.4x (343 x) speedup over a GPU, respectively. The 3-bit MIMHD is 43 x and 13 x faster and more energy-efficient than binary HDC accelerators while achieving similar accuracies.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] 3D Ferrimagnetic Device for Multi-Bit Storage and Efficient In-Memory Computing
    Zhang, Zhizhong
    Zheng, Zhenyi
    Zhang, Yue
    Sun, Jinyi
    Lin, Kelian
    Zhang, Kun
    Feng, Xueqiang
    Chen, Lei
    Wang, Jinkai
    Wang, Guanda
    Du, Yinchang
    Zhang, Youguang
    Bournel, Arnaud
    Amiri, Pedram Khalili
    Zhao, Weisheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (02) : 152 - 155
  • [2] In-memory hyperdimensional computing
    Karunaratne, Geethan
    Le Gallo, Manuel
    Cherubini, Giovanni
    Benini, Luca
    Rahimi, Abbas
    Sebastian, Abu
    [J]. NATURE ELECTRONICS, 2020, 3 (06) : 327 - +
  • [3] In-memory hyperdimensional computing
    Geethan Karunaratne
    Manuel Le Gallo
    Giovanni Cherubini
    Luca Benini
    Abbas Rahimi
    Abu Sebastian
    [J]. Nature Electronics, 2020, 3 : 327 - 337
  • [4] AND8T SRAM Macro with Improved Linearity for Multi-bit In-Memory Computing
    Sharma, Vishal
    Kim, Ju Eon
    Jo, Yong-Jun
    Chen, Yuzong
    Kim, Tony Tae-Hyoung
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [5] Robust In-Memory Computing with Hyperdimensional Stochastic Representation
    Poduval, Prathyush
    Issa, Mariam
    Imani, Farhad
    Zhuo, Cheng
    Yin, Xunzhao
    Najafi, Hassan
    Imani, Mohsen
    [J]. 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
  • [6] In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security
    Taneja, Sachin
    Rajanna, Viveka Konandur
    Alioto, Massimo
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 153 - 166
  • [7] Fulfilling Brain-inspired Hyperdimensional Computing with In-memory Computing
    Rahimi, Abbas
    Le Gallo, Manuel
    Abu Sebastian
    [J]. ERCIM NEWS, 2021, (125): : 28 - 30
  • [8] A Multi-Bit In-Memory-Computing SRAM Macro Using Column-Wise Charge Redistribution for DNN Inference in Edge Computing Devices
    Chae, Changseon
    Kim, Subin
    Choi, Jonghang
    Park, Jun-Eun
    [J]. 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 421 - 422
  • [9] Area-efficient ferroelectric multi-bit memory device
    Kim, Woo Young
    [J]. MICROELECTRONIC ENGINEERING, 2018, 194 : 61 - 66
  • [10] In-Memory Nearest Neighbor Search with FeFET Multi-Bit Content-Addressable Memories
    Kazemi, Arman
    Sharifi, Mohammad Mehdi
    Laguna, Ann Franchesca
    Mueller, Franz
    Rajaei, Ramin
    Olivo, Ricardo
    Kaempfe, Thomas
    Niemier, Michael
    Hu, X. Sharon
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1084 - 1089