Scheduling and Resource Planner Based on Multicriteria Method for Partially Dynamically Reconfigurable Systems

被引：1
|
作者：
Nunez, A. [1 ]
Dondo, J. [1 ]
Beron, M. [2 ]
Sosa, C. [1 ]
Murdocca, M. [1 ]
机构：
[1] Univ Nacl San Luis, Fac Ciecias Fis Matemat & Nat, Dept Elect, San Luis, Argentina
[2] Univ Nacl San Luis, Fac Ciecias Fis Matemat & Nat, Dept Informat, San Luis, Argentina
来源：
IEEE LATIN AMERICA TRANSACTIONS | 2020年 / 18卷 / 02期
关键词：
Multicriteria Methods; LSP; FPGA; Partial and dynamyc reconfiguration;
D O I：
10.1109/tla.2020.9085298
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Dynamically Reconfigurable FPGAs allow to accelerate the reconfiguration process downloading partial bitstreams to those areas created for that. The partial reconfiguration capability allows to share hardware resources between different tasks during the design lifecycle. In this paper we propose an algorithm based on Logic Score of preference (LSP) multicriteria decision method for floor planning, scheduling and order of deployment of these partial bitstreams during design lifecycle. The proposed method is well suited to be implemented in preemptive systems in which the deadline of a critical task can demand the preemption of a lower priority one.
引用
收藏
页码：414 / 421
页数：8
相关论文
共 50 条
  • [1] Scheduling and Resource Planner Based on Multicriteria Method for Partially Dynamically Reconfigurable Systems
    Nunez Manquez A.
    Dondo Gazzano J.
    Beron M.M.
    Sosa Paez C.
    Murdocca R.M.
    IEEE Latin America Transactions, 2019, 18 (02) : 414 - 421
  • [2] Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (01) : 19 - 23
  • [3] Resource Partitioning and Application Scheduling with Module Merging on Dynamically and Partially Reconfigurable FPGAs
    Wang, Zhe
    Tang, Qi
    Guo, Biao
    Wei, Ji-Bo
    Wang, Ling
    ELECTRONICS, 2020, 9 (09) : 1 - 21
  • [4] Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Chen, Song
    Huang, Jinglei
    Xu, Xiaodong
    Ding, Bo
    Xu, Qi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 199 - 212
  • [5] Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Ding, Bo
    Huang, Jinglei
    Xu, Qi
    Wang, Junpeng
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (01)
  • [6] Resource-Efficient Scheduling for Partially-Reconfigurable FPGA-based Systems
    Purgato, Andrea
    Tantillo, Davide
    Rabozzi, Marco
    Sciuto, Donatella
    Santambrogio, Marco D.
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 189 - 197
  • [7] A methodology for task based partitioning and scheduling of dynamically reconfigurable systems
    Merino, P
    Jacome, M
    Lopez, JC
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 324 - 325
  • [8] Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources
    Ding, Bo
    Huang, Jinglei
    Wang, Junpeng
    Xu, Qi
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (06)
  • [9] Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs
    Cordone, Roberto
    Redaelli, Francesco
    Redaelli, Massimo Antonio
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 662 - 675
  • [10] Partially Reconfigurable Interconnection Network for Dynamically Reprogrammable Resource Array
    Shami, Muhammad Ali
    Hemani, Ahmed
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 122 - 125
12345