GOLDSTRIKE 1: COINTERRA'S FIRST-GENERATION CRYPTOCURRENCY MINING PROCESSOR FOR BITCOIN

被引：23
|
作者：
Barkatullah, Javed [1 ]
Hanke, Timo [2 ]
机构：
[1] CoinTerra, ASIC Engn, Salt Lake City, UT 84117 USA
[2] CoinTerra, CTO, Salt Lake City, UT USA
来源：
IEEE MICRO | 2015年 / 35卷 / 02期
关键词：
Bitcoin; Bitcoin ASIC; Bitcoin mining; Blockchain; CoinTerra; energy efficiency; GoldStrike; SHA-256;
D O I：
10.1109/MM.2015.13
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article describes the architecture and implementation of cointerra's first-generation bitcoin mining processor, goldstrike 1, and how it was used to design a complete bitcoin mining machine called terraminer IV. Because of high power density in the bitcoin mining processor, delivering power and cooling the die posed enormous challenges. This article describes some of the solutions adopted to overcome these challenges.
引用
收藏
页码：68 / 76
页数：9
相关论文
共 50 条
  • [1] GOLDSTRIKE™ 1: COINTERRA'S FIRST GENERATION CRYPTO-CURRENCY PROCESSOR FOR BITCOIN MINING MACHINES
    Barkatullah, Javed
    Hanke, Timo
    Iyengar, Ravi
    Lewelling, Ricky
    O'Connor, Jim
    [J]. 2014 IEEE HOT CHIPS 26 SYMPOSIUM (HCS), 2014,
  • [2] First-generation cell processor
    Hofstee, HP
    [J]. IEEE MICRO, 2005, 25 (05) : 8 - 9
  • [3] Circuit design techniques for a first-generation Cell Broadband Engine processor
    Warnock, James
    Wendel, Dieter
    Aipperspach, Tony
    Behnen, Erwin
    Cordes, Robert A.
    Dhong, Sang H.
    Hirairi, Koji
    Murakami, Hiroaki
    Onishi, Shohji
    Pham, Dac C.
    Pille, Jurgen
    Posluszny, Stephen D.
    Takahashi, Osamu
    Wen, Huajun
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) : 1692 - 1706
  • [4] The design and implementation of a first-generation CELL processor - A multi-core SoC
    Pham, D
    Asano, S
    Bolliger, M
    Day, MN
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Masubuchi, Y
    Riley, M
    Shippy, D
    Stasiak, D
    Suzuoki, M
    Wang, M
    Warnock, J
    Weitzel, S
    Wendel, D
    Yamazaki, T
    Yazawa, K
    [J]. 2005 International Conference on Integrated Circuit Design and Technology, 2005, : 49 - 52
  • [5] Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
    Pham, DC
    Aipperspach, T
    Boerstler, D
    Bolliger, M
    Chaudhry, R
    Cox, D
    Harvey, P
    Harvey, PM
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Masubuchi, Y
    Pham, M
    Pille, J
    Posluszny, S
    Riley, M
    Stasiak, DL
    Suzuoki, M
    Takahashi, O
    Warnock, J
    Weitzel, S
    Wendel, D
    Yazawa, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 179 - 196
  • [6] The design and implementation of donble-precision multiplier in a first-generation CELL processor
    Kuang, JB
    Buchholtz, TC
    Dance, SM
    Warnock, JD
    Storino, SN
    Wendel, D
    Bradley, DH
    [J]. 2005 International Conference on Integrated Circuit Design and Technology, 2005, : 11 - 14
  • [7] First-Generation Radiography: The Patient's Perspective
    Gunderman, Richard B.
    Tritle, Benjamin A.
    [J]. RADIOLOGY, 2011, 259 (02) : 321 - 323
  • [8] The design methodology and implementation of a first-generation CELL processor: A multi-core SoC
    Pham, D
    Behnen, E
    Bolliger, M
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Le, B
    Masubuchi, Y
    Posluszny, S
    Riley, M
    Suzuoki, M
    Wang, M
    Warnock, J
    Weitzel, S
    Wendel, D
    Yazawa, K
    [J]. CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 45 - 49
  • [9] Enhancing the Academic Experiences of First-Generation Master's Students
    Portnoi, Laura M.
    Kwong, Tiffany M.
    [J]. JOURNAL OF STUDENT AFFAIRS RESEARCH AND PRACTICE, 2011, 48 (04) : 411 - 427
  • [10] The New Photography: New Zealand's first-generation contemporary photographers
    Eggleton, David
    [J]. LANDFALL, 2020, (239): : 189 - 192
12345