A Bit-Write Reduction Method based on Error-Correcting Codes for Non-Volatile Memories

被引:0
|
作者
Tawada, Masashi [1 ]
Kimura, Shinji [2 ]
Yanagisawa, Masao [3 ]
Togawa, Nozomu [1 ]
机构
[1] Waseda Univ, Dept Comp Sci & Engn, Tokyo, Japan
[2] Waseda Univ, Grad Sch Infomat Prod & Syst, Tokyo, Japan
[3] Waseda Univ, Dept Elect & Photon Syst, Tokyo, Japan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Non-volatile memory has many advantages over SRAM. However, one of its largest problems is that it consumes a large amount of energy in writing. In this paper, we propose a bit-write reduction method based on error correcting codes for non-volatile memories. When a data is written into a memory cell, we do not write it directly but encode it into a codeword. We focus on error-correcting codes and generate new codes called write-reduction codes. In our write-reduction codes, each data corresponds to an information vector in an error-correcting code and an information vector corresponds not to a single codeword but a set of write-reduction codewords. Given a writing data and current memory bits, we can deterministically select a particular write-reduction codeword corresponding to a data to be written, where the maximum number of flipped bits are theoretically minimized. Then the number of writing bits into memory cells will also be minimized. We perform several experimental evaluations and demonstrate up to 72% energy reduction.
引用
收藏
页码:496 / 501
页数:6
相关论文
共 50 条
  • [1] A Relaxed Bit-Write-Reducing and Error-Correcting Code for Non-Volatile Memories
    Kojo, Tatsuro
    Tawada, Masashi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (07): : 1045 - 1052
  • [2] Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories
    Kojo, Tatsuro
    Tawada, Masashi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 682 - 689
  • [3] A Write-Reducing and Error-Correcting Code Generation Method for Non-Volatile Memories
    Kojo, Tatsuro
    Tawada, Masashi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 304 - 307
  • [4] A Bit-Write-Reducing and Error-Correcting Code Generation Method by Clustering ECC Codewords for Non-Volatile Memories
    Kojo, Tatsuro
    Tawada, Masashi
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2398 - 2411
  • [5] Compression Architecture for Bit-write Reduction in Non-volatile Memory Technologies
    Dgien, David B.
    Palangappa, Poovaiah M.
    Hunter, Nathan A.
    Li, Jiayin
    Mohanram, Kartik
    [J]. 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 51 - 56
  • [6] ECC-Based Bit-Write Reduction Code Generation for Non-Volatile Memory
    Tawada, Masashi
    Kimura, Shinji
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (12) : 2494 - 2504
  • [8] On the capacity and error-correcting codes of write-efficient memories
    Fu, FW
    Yeung, RW
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2000, 46 (07) : 2299 - 2314
  • [9] ERROR-CORRECTING CODES FOR COMPUTER MEMORIES
    SAGALOVICH, YL
    [J]. AUTOMATION AND REMOTE CONTROL, 1991, 52 (05) : 595 - 627
  • [10] On the bit error rate of repeated error-correcting codes
    Gao, Weihao
    Polyanskiy, Yury
    [J]. 2014 48TH ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), 2014,