Adaptive Circuit Block Model for Power Supply Noise Analysis of Low Power System-on-Chip

被引：1
|
作者：
Eireiner, Matthias [1 ]
Schmitt-Landsiedel, Doris [1 ]
Wallner, Paul [2 ]
Schoene, Andreas [2 ]
机构：
[1] Tech Univ Munich, Lehrstuhl Tech Elekt, Munich, Germany
[2] Infineon Technol AG, Munich, Neubiberg, Germany
来源：
2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS | 2009年
关键词：
D O I：
10.1109/SOCC.2009.5335686
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A circuit block model and methodology for accurate power supply noise analysis, taking the impact of power supply noise on the current consumption into account, is presented. This enables high transient accuracy even at excessive power supply noise. Further improvement is obtained by an adaptive model for the capacitance of switching gates. Simulations for various power grids and test circuits are compared between a state of the art and the improved modelling. Simulation error of power supply noise was reduced by 4.7X - 20X at a simulation run time penalty of roughly 20%. This makes it especially helpful for low power SoC designs, with high transient IR-Drop and multi-frequency domains, where transient accuracy is of concern.
引用
收藏
页码：13 / +
页数：2
相关论文
共 50 条
  • [1] Integration of a power supply for system-on-chip
    Matsumoto, S
    Mino, M
    Yachi, T
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (02) : 276 - 282
  • [2] A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications
    Hoon, SK
    Chen, S
    Maloberti, F
    Chen, J
    Aravind, B
    [J]. CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 759 - 762
  • [3] Design and CMOS Implementation of a Low Power System-on-chip Integrated Circuit
    Gu, Haolin
    Shan, Weiwei
    Yu, Yunfan
    Lu, Yinchao
    [J]. FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 755 - 759
  • [4] Low power system-on-chip FPAs
    Kozlowski, L
    Loose, M
    Joshi, A
    Vural, K
    Buchin, M
    [J]. INFRARED TECHNOLOGY AND APPLICATIONS XXV111, PTS 1 AND 2, 2003, 4820 : 525 - 534
  • [5] High-Precision Adaptive Slope Compensation Circuit for System-on-Chip Power Management
    Fan, Hua
    Cheng, Weiping
    Li, Yang
    Feng, Quanyuan
    Che, Hongrui
    Zeng, Xuanhong
    Wang, Haizhu
    Wang, Hongquan
    Li, Dagang
    Zhang, Kelin
    Cen, Yuanjun
    Htet, Kaung Oo
    Heidari, Hadi
    [J]. 2019 IEEE 38TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2019,
  • [6] On-chip digital power supply control for system-on-chip applications
    Meijer, M
    de Gyvez, JP
    Otten, R
    [J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 311 - 314
  • [7] Circuit design techniques for on-chip power supply noise monitoring system
    Chen, H
    Hsu, L
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 704 - 713
  • [8] Automatic substrate switching circuit for on-chip adaptive power supply system
    Ma, Dongsheng
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2757 - 2760
  • [9] System-on-chip power consumption refinement and analysis
    Feinstein, David Y.
    Thornton, Mitchell A.
    Kocan, Fatlh
    [J]. 2007 IEEE DALLAS/CAS WORKSHOP ON SYSTEM-ON-CHIP (SOC): DESIGN, APPLICATIONS, INTEGRATION, AND SOFTWARE, 2007, : 81 - +
  • [10] Soft Computing Techniques Based CAD Approach for Power Supply Noise Reduction in System-on-Chip
    Partha Mitra
    Angsuman Sarkar
    [J]. Journal of Electronic Testing, 2020, 36 : 665 - 669
12345