The generalized Goertzel algorithm and its parallel hardware implementation

被引：0
|
作者：
Chen Hao [1 ]
Chen GongLiang [2 ]
Li JianHua [2 ]
机构：
[1] E China Normal Univ, Inst Software Engn, Shanghai 200062, Peoples R China
[2] Shanghai Jiao Tong Univ, Sch Informat Secur Engn, Dept Elect Engn, Shanghai 200030, Peoples R China
来源：
SCIENCE IN CHINA SERIES A-MATHEMATICS | 2008年 / 51卷 / 01期
基金：
中国国家自然科学基金;
关键词：
number theory of finite field; RS and BCH decoding; normal base; the Goertzel algorithm;
D O I：
10.1007/s11425-007-0183-4
中图分类号：
O29 [应用数学];
学科分类号：
070104 ;
摘要：
Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) error correcting codes are widely used in digital technology. An important problem in the implementation of RS and BCH decoding is the fast finding of the error positions (the roots of error locator polynomials). Several fast root-finding algorithms for polynomials over finite fields have been proposed. In this paper we give a generalization of the Goertzel algorithm. Our algorithm is suitable for the parallel hardware implementation and the time of multiplications used is restricted by a constant.
引用
收藏
页码：37 / 41
页数：5
相关论文
共 50 条
  • [1] The generalized Goertzel algorithm and its parallel hardware implementation
    CHEN Hao~(1+)
    2 School of Information Security Engineering
    [J]. Science China Mathematics, 2008, (01) : 37 - 41
  • [2] The generalized Goertzel algorithm and its parallel hardware implementation
    Hao Chen
    GongLiang Chen
    JianHua Li
    [J]. Science in China Series A: Mathematics, 2008, 51 : 37 - 41
  • [3] Hirschberg's algorithm on a GCA and its parallel hardware implementation
    Jendrsczok, Johannes
    Hoffmann, Rolf
    Keller, Joerg
    [J]. EURO-PAR 2007 PARALLEL PROCESSING, PROCEEDINGS, 2007, 4641 : 815 - +
  • [4] AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    BOURBAKIS, NG
    JANG, W
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 115 - 121
  • [5] An Improved Parallel Singular Value Algorithm and Its Implementation for Multicore Hardware
    Haidar, Azzam
    Kurzak, Jakub
    Luszczek, Piotr
    [J]. 2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [6] HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM
    ATIQUZZAMAN, M
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (02): : 119 - 128
  • [7] Parallel algorithm for hardware implementation of inverse halftoning
    Siddiqi, UF
    Sait, SM
    Farooqui, AA
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
  • [8] A fault tolerant implementation of the Goertzel algorithm
    Gao, Z.
    Reviriego, P.
    Li, X.
    Maestro, J. A.
    Zhao, M.
    Wang, J.
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (01) : 335 - 337
  • [9] A Resource-Efficient Parallel Connected Component Labeling Algorithm and Its Hardware Implementation
    Zhao, Chen
    Gao, Wu
    Nie, Feiping
    [J]. IEEE TRANSACTIONS ON MULTIMEDIA, 2021, 23 (23) : 4184 - 4197
  • [10] PARALLEL HARDWARE IMPLEMENTATION OF KOHONEN ALGORITHM WITH AN ACTIVE MEDIUM
    RUWISCH, D
    BODE, M
    PURWINS, HG
    [J]. NEURAL NETWORKS, 1993, 6 (08) : 1147 - 1157
12345