A Reconfigurable Baseband Processor For Wireless OFDM Synchronization Sub-System

被引:0
|
作者
Abdelall, Mahmoud [1 ]
Shalash, Ahmed F. [1 ]
Fahmy, Hossam A. H. [1 ]
机构
[1] Cairo Univ, Fac Engn, Ctr Wireless Studies, Cairo, Egypt
关键词
RECEIVER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an Application Specific Instruction-set Processor (ASIP) architecture to perform all OFDM synchronization tasks is proposed. While applicable to many OFDM systems, the proposed architecture is tested on Long Term Evolution (LTE Rel. 8) and WiMAX 802.16e systems. The synchronization tasks include, but not limited to symbol timing, fine carrier frequency offset (CFO) estimation, coarse CFO estimation, cell search, residual CFO estimation and sampling clock frequency offset estimation. The engine is scalable and runs at 120 MHz with a total gate count of 118k and control overhead less than 10% of total processing cycles. The results of software simulations as well as the results of verilog synthesis are presented.
引用
收藏
页码:2385 / 2388
页数:4
相关论文
共 50 条
  • [1] Adaptive baseband sub-system for TRUST
    Mehta, M
    Wesseling, M
    [J]. PIMRC 2000: 11TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2000, : 29 - 33
  • [2] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
    Ferreira, Mario Lopes
    Barahimi, Amin
    Ferreira, Joao Canas
    [J]. 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [3] An energy-efficient reconfigurable baseband processor for wireless communications
    Poon, Ada S. Y.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 319 - 327
  • [4] Dynamic memory sub-system for reconfigurable platforms
    Ang, Su-Shin
    Constantinides, George
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 933 - +
  • [5] A flexible profiling sub-system for reconfigurable logic architectures
    Valente, G.
    Muttillo, V.
    Pomante, L.
    Federici, F.
    Faccio, M.
    Moro, A.
    Ferri, S.
    Tieri, C.
    [J]. 2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 373 - 376
  • [6] FPGA Implementation of OFDM Baseband Processor
    Sung, Kuohua
    Hsu, Terng-Yin
    [J]. 2017 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING, 2017, : 466 - 467
  • [7] System level design of baseband OFDM for wireless LAN
    Comsa, C
    Bogdan, I
    [J]. SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 313 - 316
  • [8] The scheme design and implementation of the baseband part of a wireless OFDM system
    Wang, Yong
    An, Jianping
    Bu, Xiangyuan
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-4, 2006, : 662 - 665
  • [9] Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs
    Jung, Yunho
    Kim, Jiho
    Lee, Seongjoo
    Yoon, Hongil
    Kim, Jaeseok
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 631 - 635
  • [10] MAPro: A Tiny Processor for Reconfigurable Baseband Modulation Mapping
    Tang, Liang
    Ambrose, Jude Angelo
    Parameswaran, Sri
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 1 - 6