Design and Study of Modified Parallel FIR Filter Using Fast FIR Algorithm and Symmetric Convolution

被引:0
|
作者
Kumar, D. Ashok [1 ]
SaiKumar, Maroju [1 ]
Samundiswary, P. [1 ]
机构
[1] Pondicherry Univ, Dept Elect Engn, Pondicherry, India
关键词
Parallel FIR; FFA; symmetric convolution; Ripple Carry Adder (RCA); Carry Save Adder (CSA);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite Impulse Response (FIR) filters are one of the most widely used fundamental filters in digital signal processing system. The modified FIR filters are derived from FIR digital filter. In this paper, design and performance analysis of Fast FIR Algorithm (FFA) based FIR filter and symmetric convolution based FIR filter structures considering 2-parallel and 3-parallel filters is done These entire filter structures are also designed with Carry save Adder (CSA) and Ripple Carry Adder (RCA) by replacing the existing adder considering the increased input bit length and coefficient length from 4-bits to 8-bits. Then the performance metrics of the above two structures is done by designing using Verilog HDL. Then, they are simulated and synthesized using Xilinx ISE 13.2 for Spartan 3E.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] An Improved Digital FIR Filter Design Using Fast FIR Algorithm and Modified Carry Save Addition
    Mahalakshmi, R.
    Sasilatha, T.
    [J]. NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2018, 41 (03): : 147 - 150
  • [2] An Improved Digital FIR Filter Design Using Fast FIR Algorithm and Modified Carry Save Addition
    R. Mahalakshmi
    T. Sasilatha
    [J]. National Academy Science Letters, 2018, 41 : 147 - 150
  • [3] Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm
    Tsao, Yu-Chi
    Choi, Ken
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 366 - 371
  • [4] Fast algorithm for constrained least squares FIR filter design
    Dávila, J
    Griswold, NC
    [J]. 2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 165 - 168
  • [5] Fast algorithm for constrained least squares FIR filter design
    Dávila, J
    Griswold, NC
    [J]. 2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 118 - 121
  • [6] Hardware efficient fast parallel FIR filter structures based on iterated short convolution
    Cheng, C
    Parhi, KK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (08) : 1492 - 1500
  • [7] Hardware efficient fast parallel FIR filter structures based on Iterated Short Convolution
    Cheng, C
    Parhi, KK
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 361 - 364
  • [8] Fast Converging Cuckoo Search Algorithm to design symmetric FIR filters
    Das P.
    Naskar S.K.
    Narayan Patra S.
    [J]. International Journal of Computers and Applications, 2021, 43 (06) : 547 - 565
  • [9] Hardware Implementation of Parallel FIR Filter Using Modified Distributed Arithmetic
    Das, Gourishankar
    Maity, Krishanu
    Sau, Suman
    [J]. 2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND BUSINESS ANALYTICS (ICDSBA 2018), 2018, : 40 - 44
  • [10] FIR Filter Design Using Modified Lanczos Window Function
    Samad, Md Abdus
    Uddin, Jia
    Ahmed, Md Razu
    [J]. MACHINE DESIGN AND MANUFACTURING ENGINEERING, 2012, 566 : 49 - +