Energy-efficient CMOS large-load driver circuit with the complementary adiabatic/bootstrap (CAB) technique for low-power TFT-LCD system applications

被引：0
|
作者：
Liu, GY [1 ]
Wang, NC [1 ]
Kuo, JB [1 ]
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1465821
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper reports an energy-efficient CMOS large-load driver circuit with the complementary adiabatic/bootstrap (CAB) technique for low-power TFT-LCD system applications. Using two differential inputs and via dual paths for bootstrap and energy recovery to V(DD)/ground, this CAB load driver with an output load of 30pF and operating at 5V, provides a high-speed performance, consuming 60% less power as compared to the adiabatic/bootstrapped driver with single-path for bootstrap and energy recovery.
引用
收藏
页码：5258 / 5261
页数：4
相关论文
共 16 条
  • [1] Low-Power Gate Driver Circuit for TFT-LCD Application
    Lin, Chih-Lung
    Tu, Chun-Da
    Wu, Chia-En
    Hung, Chia-Che
    Gan, Kwang-Jow
    Chou, Kuan-Wen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (05) : 1410 - 1415
  • [2] A low-voltage CMOS load driver with the adiabatic and bootstrap techniques for low-power system applications
    Chen, HP
    Kuo, JB
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 193 - 196
  • [3] A novel low-power adiabatic SRAM with an energy-efficient line driver
    Hu, HP
    Zhang, WQ
    Xia, YH
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1151 - 1155
  • [4] Analysis and design of an efficient complementary energy path adiabatic logic for low-power system applications
    Gong, Cihun-Siyong Alex
    Shiue, Muh-Tian
    Hong, Ci-Tong
    Su, Chun-Hsien
    Yao, Kai-Wen
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 247 - 250
  • [5] A 0.8V CMOS TSPC adiabatic DCVS logic circuit with the bootstrap technique for low-power VLSI
    Chen, HP
    Kuo, JB
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 175 - 178
  • [6] Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-Energy Applications
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Sosa, J.
    Navarro, Hector
    Nooshabadi, Saeid
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 196 - +
  • [7] Special Session: A Novel Low-Power and Energy-Efficient Adiabatic Logic-In-Memory Architecture Using CMOS/MTJ
    Thapliyal, Himanshu
    Kumar, S. Dinesh
    2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 25 - 28
  • [8] Sub-1V CMOS large capacitive-load driver circuit using direct bootstrap technique for low-voltage CMOS VLSI
    Chen, PC
    Kuo, JB
    ELECTRONICS LETTERS, 2002, 38 (06) : 265 - 266
  • [9] Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI
    Lu, Chien-Yu
    Chuang, Ching-Te
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 70 - 73
  • [10] Design of Low-Power 10-Transistor Full Adder Using GDI Technique for Energy-Efficient Arithmetic Applications
    T. Nirmalraj
    S. K. Pandiyan
    Rakesh Kumar Karan
    R. Sivaraman
    Rengarajan Amirtharajan
    Circuits, Systems, and Signal Processing, 2023, 42 : 3649 - 3667
12