Performance Characterization of LDPC Codes for Large-Volume NAND Flash Data

被引:0
|
作者
Khayat, Patrick R. [1 ]
Kaynak, Mustafa N. [1 ]
Parthasarathy, Sivagnanam [1 ]
Tehrani, Saeed Sharifi [1 ]
机构
[1] Micron Technol Inc, San Diego, CA 92121 USA
关键词
Error correction code (ECC); low-density parity-check (LDPC) code; NAND flash memory;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
High bit error rates of next-generation flash devices necessitate the use of more powerful error correction codes (ECCs), such as low-density parity-check (LDPC) codes, instead of the legacy Bose-Chaudhuri-Hocquenghem (BCH) codes. Unlike algebraic codes, the random nature of LDPC codes as well as their ability to use soft information requires the use of Monte Carlo (MC) simulations to evaluate code performance. Given a large volume of NAND data, this can pose resource challenges both in terms of simulation platforms and time needed for the Monte Carlo simulations. In order to overcome these challenges, we introduce a new channel metric in this paper to quantify the quality of soft information and propose a practical LDPC code performance characterization methodology.
引用
收藏
页码:117 / 120
页数:4
相关论文
共 50 条
  • [1] Performance of the Modified SRBI-MLGD Algorithm for LDPC Codes in MLC NAND Flash Memory
    Wen, Jiaying
    Han, Guojun
    Lin, Xusheng
    Fang, Yi
    2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,
  • [2] Dispersed Array LDPC Codes and Decoder Architecture for NAND Flash Memory
    Shao, Wei
    Sha, Jin
    Zhang, Chuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (08) : 1014 - 1018
  • [3] Reducing latency overhead caused by using LDPC codes in NAND flash memory
    Zhao, Wenzhe
    Dong, Guiqiang
    Sun, Hongbin
    Zheng, Nanning
    Zhang, Tong
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2012,
  • [4] FPGA Accelerator of Algebraic Quasi Cyclic LDPC Codes for NAND Flash Memories
    Zaidi, Syed Azhar Ali
    Tuoheti, Abuduwaili
    Martina, Maurizio
    Masera, Guido
    IEEE DESIGN & TEST, 2016, 33 (06) : 77 - 84
  • [5] Reducing latency overhead caused by using LDPC codes in NAND flash memory
    Wenzhe Zhao
    Guiqiang Dong
    Hongbin Sun
    Nanning Zheng
    Tong Zhang
    EURASIP Journal on Advances in Signal Processing, 2012
  • [6] Bilayer LDPC Codes Combined with Perturbed Decoding for MLC NAND Flash Memory
    Kong, Lingjun
    Liu, Haiyang
    Hou, Wentao
    Meng, Chao
    ENTROPY, 2024, 26 (01)
  • [7] QC-LDPC Codes with Fast Encoding for Error Control in NAND Flash Memories
    Sulek, Wojciech
    Kucharczyk, Marcin
    2018 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES 2018), 2018, : 37 - 42
  • [8] Efficient Design of Read Voltages and LDPC Codes in NAND Flash Memory Using Density Evolution
    Duangthong, Chatuporn
    Phakphisut, Watid
    Wardkein, Paramote
    IEEE ACCESS, 2023, 11 : 74420 - 74437
  • [9] Effects of Soft Information Quantization Precision on LDPC Performance for NAND Flash Application
    Song, Changlai
    Ma, Haozhi
    Pan, Liyang
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON AUTOMATION, MECHANICAL CONTROL AND COMPUTATIONAL ENGINEERING, 2015, 124 : 1749 - 1754
  • [10] Characterizing and Optimizing LDPC Performance on 3D NAND Flash Memories
    Li, Qiao
    Chen, Yu
    Wu, Guanyu
    Du, Yajuan
    Ye, Min
    Gan, Xinbiao
    Zhang, Jie
    Shen, Zhirong
    Shu, Jiwu
    Xue, Chun
    ACM Transactions on Architecture and Code Optimization, 2024, 21 (03)