An Adaptive Partitioning Scheme for DRAM-based Cache in Solid State Drives

被引:0
|
作者
Shim, Hyotaek [1 ]
Seo, Bon-Keun [1 ]
Kim, Jin-Soo [2 ]
Maeng, Seungryoul [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Comp Sci, Taejon, South Korea
[2] Sungkyunkwan Univ SKKU, Sch Informat & Commun Engn, Seoul, South Korea
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, NAND flash-based Solid State Drives (SSDs) have been rapidly adopted in laptops, desktops, and server storage systems because their performance is superior to that of traditional magnetic disks. However, NAND flash memory has some limitations such as out-of-place updates, bulk erase operations, and a limited number of write operations. To alleviate these unfavorable characteristics, various techniques for improving internal software and hardware components have been devised. In particular, the internal device cache of SSDs has a significant impact on the performance. The device cache is used for two main purposes: to absorb frequent read/write requests and to store logical-to-physical address mapping information. In the device cache, we observed that the optimal ratio of the data buffering and the address mapping space changes according to workload characteristics. To achieve optimal performance in SSDs, the device cache should be appropriately partitioned between the two main purposes. In this paper, we propose an adaptive partitioning scheme, which is based on a ghost caching mechanism, to adaptively tune the ratio of the buffering and the mapping space in the device cache according to the workload characteristics. The simulation results demonstrate that the performance of the proposed scheme approximates the best performance.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A case study: Performance evaluation of a DRAM-based solid state disk
    Oi, Hitoshi
    [J]. 2007 JAPAN-CHINA JOINT WORKSHOP ON FRONTIER OF COMPUTER SCIENCE AND TECHNOLOGY, PROCEEDINGS, 2007, : 57 - 60
  • [2] Efficient Cache Resizing policy for DRAM-based LLCs in ChipMultiprocessors
    Agarwalla, Bindu
    Das, Shirshendu
    Sahu, Nilkanta
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 113
  • [3] DRAM-Based Processor for Deep Neural Networks Without SRAM Cache
    Tam, Eugene
    Jiang, Shenfei
    Duan, Paul
    Meng, Shawn
    Pan, Yue
    Huang, Cayden
    Han, Yi
    Xie, Jacke
    Cui, Yuanjun
    Yu, Jinsong
    Lu, Minggui
    [J]. INTELLIGENT COMPUTING, VOL 2, 2021, 284 : 743 - 753
  • [4] Visibility Graph-based Cache Management for DRAM Buffer Inside Solid-state Drives
    Sha, Zhibing
    Li, Jun
    Zhang, Fengxiang
    Huang, Min
    Cai, Zhigang
    Trahay, Francois
    Liao, Jianwei
    [J]. ACM TRANSACTIONS ON STORAGE, 2023, 19 (03)
  • [5] An Efficient Cache Management Scheme for Capacitor Equipped Solid State Drives
    Gao, Congming
    Shi, Liang
    Di, Yejia
    Li, Qiao
    Xue, Chun Jason
    Sha, Edwin H. -M.
    [J]. PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 463 - 466
  • [6] DRAM-Based Victim Cache for Page Migration Mechanism on Heterogeneous Main Memory
    Pei, Songwen
    Qian, Yihuan
    Ye, Xiaochun
    Liu, Haikun
    Kong, Linghe
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2022, 59 (03): : 568 - 581
  • [7] Pattern-Based Prefetching with Adaptive Cache Management Inside of Solid-State Drives
    Li, Jun
    Xu, Xiaofei
    Cai, Zhigang
    Liao, Jianwei
    Li, Kenli
    Gerofi, Balazs
    Ishikawa, Yutaka
    [J]. ACM TRANSACTIONS ON STORAGE, 2022, 18 (01)
  • [8] Aging Capacitor Supported Cache Management Scheme for Solid-State Drives
    Gao, Congming
    Shi, Liang
    Li, Qiao
    Liu, Kai
    Xue, Chun Jason
    Yang, Jun
    Zhang, Youtao
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2230 - 2239
  • [9] A Cache Management Scheme for Hiding Garbage Collection Latency in Flash-based Solid State Drives
    Xie, Wei
    Chen, Yong
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING - CLUSTER 2015, 2015, : 486 - 487
  • [10] An endurance solution for solid state drives with cache
    Wang Wei-neng
    Chen Fu-sheng
    Wang Zhi-qiang
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2012, 85 (11) : 2553 - 2558