The ATLAS Fast TracKer-Architecture, Status and High-Level Data Quality Monitoring Framework

被引:1
|
作者
Marantis, Alexandros [1 ]
机构
[1] Hellen Open Univ, Phys Lab, Sch Sci & Technol, Patras 26335, Greece
来源
UNIVERSE | 2019年 / 5卷 / 01期
关键词
ATLAS; Fast Tracker; FTK; associative memory; data quality monitoring;
D O I
10.3390/universe5010032
中图分类号
P1 [天文学];
学科分类号
0704 ;
摘要
The Fast Tracker (FTK) is a highly parallel processor dedicated to a quick and efficient reconstruction of tracks in the Pixel and Semiconductor Tracker (SCT) detectors of the ATLAS experiment at LHC. It is designed to identify charged particle tracks with transverse momentum above 1 GeV and reconstruct their parameters at an event rate of up to 100 kHz. The average latency of the processing is below 100 s at the expected collision intensities. This performance is achieved by using custom ASIC chips with associative memory for pattern matching, while modern FPGAs calculate the track parameters. This paper describes the architecture, the current status and a High-Level Data Quality Monitoring framework of the FTK system. This monitoring framework provides an online comparison of the FTK hardware output with the FTK functional simulation, which is run on the pixel and SCT detector data at a low rate, allowing the detection of non-expected outputs of the FTK system.
引用
收藏
页数:8
相关论文
共 40 条
  • [1] Data quality monitoring framework for the ATLAS experiment at the LHC
    Corso-Radu, A.
    Hadavand, H.
    Hauschild, M.
    Kehoe, R.
    Kolos, S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (01) : 417 - 420
  • [2] Data quality monitoring framework for the ATLAS experiment at the LHC
    Corso-Radu
    Kolos, S.
    Hadavand, H.
    Kehoe, R.
    Hauschild, M.
    2007 15TH IEEE-NPSS REAL-TIME CONFERENCE, VOLS 1 AND 2, 2007, : 274 - +
  • [3] FastSim: A Fast Simulation Framework for High-Level Synthesis
    Abderehman, Mohammed
    Patidar, Jayprakash
    Oza, Jay
    Nigam, Yom
    Khader, Tm Abdul
    Karfa, Chandan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) : 1371 - 1385
  • [4] PMMS - A FRAMEWORK AND SYSTEM FOR HIGH-LEVEL PROGRAM MONITORING AND MEASURING
    LIAO, YS
    COHEN, D
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1992, 12 : 193 - 199
  • [5] A High-Level Architecture Framework for Air Traffic Management (ATM) Operations
    Simons, Mark
    Stalnaker, Sally
    Morgan, Constance
    2013 7TH ANNUAL IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2013), 2013, : 878 - 885
  • [6] A high-level architecture of a metadata-based ontology matching framework
    Mochol, Malgorzata
    Simperl, Elena Paslaru Bontas
    SEVENTEENTH INTERNATIONAL CONFERENCE ON DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, 2006, : 354 - +
  • [8] Preprocessy: A Customisable Data Preprocessing Framework with High-Level APIs
    Kazi, Saif
    Vakharia, Priyesh
    Shah, Parth
    Gupta, Riya
    Tailor, Yash
    Mantry, Palak
    Rathod, Jash
    2022 7TH INTERNATIONAL CONFERENCE ON DATA SCIENCE AND MACHINE LEARNING APPLICATIONS (CDMA 2022), 2022, : 206 - 211
  • [9] Fast Development of Hardware-Based Run-Time Monitors Through Architecture Framework and High-Level Synthesis
    Ismail, Mohamed
    Suh, G. Edward
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 393 - 400