共 50 条
- [1] Verifying VHDL designs with multiple clocks in SMV Formal Methods: Applications and Technology, 2007, 4346 : 148 - 164
- [2] Specifying and verifying PLC systems with TLA+ THIRD INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, 2009, : 293 - +
- [3] A framework for specifying and verifying the behaviour of open systems JOURNAL OF LOGIC AND ALGEBRAIC PROGRAMMING, 2005, 63 (02): : 215 - 240
- [4] Modelling, specifying, and verifying message passing systems EIGHTH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING, PROCEEDINGS, 2001, : 240 - 247
- [5] Formally specifying and verifying real-time systems FIRST IEEE INTERNATIONAL CONFERENCE ON FORMAL ENGINEERING METHODS, PROCEEDINGS, 1997, : 112 - 120
- [8] A TOOL ENVIRONMENT FOR SPECIFYING AND VERIFYING MULTI-AGENT SYSTEMS ICAART 2010: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON AGENTS AND ARTIFICIAL INTELLIGENCE, VOL 2: AGENTS, 2010, : 323 - 326