Fast Interrupt Handling Scheme By Using Interrupt Wake-Up Mechanism

被引:1
|
作者
Wada, Ryo [1 ]
Yamasaki, Nobuyuki [1 ]
机构
[1] Keio Univ, Dept Informat & Comp Sci, Tokyo 2238522, Japan
关键词
Embedded Real-Time System; Simultaneous Multithreading; Interruption; Interrupt Wake-up; RESPONSIVE MULTITHREADED PROCESSOR;
D O I
10.1109/CANDARW.2019.00027
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In recent years, embedded real-time systems have grown in complexity and are required to be able to handle both periodic and aperiodic tasks. When an external interrupt occurs via an I/O peripheral, the program counter jumps to the corresponding exception vector. This results in large overhead due to context switching. However, embedded real-time systems are required to execute tasks in real-time with high precision. The Responsive Multithreaded Processor (RMTP), a prioritized SMT CPU, consists of eight hardware contexts treated as eight logical processing cores and has various hardware mechanisms for fine-grained real-time processing on the order of 10 mu s. One hardware mechanism implemented in RMTP is an interrupt wake-up mechanism that enables interrupt-triggered thread wake ups. When a thread is designated to be an interrupt handling thread, it starts execution one clock cycle after an interrupt occurs. In this paper, we design and implement a software mechanism which reduces the interrupt response time by using this mechanism and demonstrate the effectiveness of our proposed method by RTL simulations. Evaluation results show that our proposed method achieves high real-time performance by reducing the interrupt response time by up to 82% compared to the baseline.
引用
收藏
页码:109 / 114
页数:6
相关论文
共 50 条
  • [1] A fast interrupt handling scheme for VLIW processors
    Ozer, E
    Sathaye, SW
    Menezes, KN
    Banerjia, S
    Jennings, MD
    Conte, TM
    [J]. 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1998, : 136 - 141
  • [2] Implementation and experimental performance evaluation of a hybrid interrupt-handling scheme
    Salah, K.
    Qahtan, A.
    [J]. COMPUTER COMMUNICATIONS, 2009, 32 (01) : 179 - 188
  • [3] A priority inherit semaphore mechanism of interrupt service routine using hardware interrupt level
    Nankaku, Shigeki
    Kawakami, Hiroyuki
    Koizumi, Hisao
    Fukuda, Akira
    [J]. IEEJ Transactions on Electronics, Information and Systems, 2013, 133 (11) : 2053 - 2061
  • [4] Secure Wake-Up Scheme for WBANs
    Liu, Jing-Wei
    Al Ameen, Moshaddique
    Kwak, Kyung-Sup
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (04) : 854 - 857
  • [5] An EDF interrupt handling scheme for real-time kernel: Design and task simulation
    Liu, Peng
    Cai, Ming
    Fu, Tingting
    Dong, Jinxiang
    [J]. COMPUTATIONAL SCIENCE - ICCS 2007, PT 4, PROCEEDINGS, 2007, 4490 : 969 - +
  • [6] Clues to the Mechanism of Wake-Up Stroke
    Mehndiratta, Prachi
    Tanimoto, Aki
    Zhuang, Eileen
    Koo, Brian
    [J]. NEUROLOGY, 2013, 80
  • [7] Novel cooperative wake-up routing algorithm for wake-up mechanism in heterogeneous sensor networks
    Liu, Wen-Hong
    Zhang, Hong-Ke
    Tao, Dan
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2007, 35 (07): : 1341 - 1346
  • [8] Using Quartz Resonators for Maximizing Wake-up Range in Wireless Wake-up Receivers
    Gamm, Gerd Ulrich
    Ungan, Tolgay
    Reindl, Leonhard Michael
    [J]. 2012 EUROPEAN FREQUENCY AND TIME FORUM (EFTF), 2012, : 66 - 68
  • [9] A COMPARISON OF INTERRUPT HANDLING TECHNIQUES USING MODULA-2 ON THE IBM PC
    PILLAY, KDA
    MORRIS, EL
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (05) : 235 - 241
  • [10] Towards a Wake-up and Synchronization Mechanism for Multiscreen Applications using iBeacon
    Bassbouss, Louay
    Guclu, Gorkem
    Steglich, Stephan
    [J]. 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS (SIGMAP), 2014, : 67 - 72