Analysis, FPGA implementation of a Josephson junction circuit with topologically nontrivial barrier and its application to ring-based dual entropy core true random number generator

被引:5
|
作者
Ramakrishnan, Balamurali [1 ]
Oumate, Alhadji Abba [2 ]
Tuna, Murat [3 ]
Koyuncu, Ismail [4 ]
Kingni, Sifeu Takougang [5 ]
Rajagopal, Karthikeyan [1 ]
机构
[1] Chennai Inst Technol, Ctr Nonlinear Syst, Chennai 600069, Tamil Nadu, India
[2] Univ Maroua, Fac Sci, Dept Phys, POB 814, Maroua, Cameroon
[3] Kirklareli Univ, Tech Sci Vocat Sch, Dept Elect, TR-39100 Harmanlik Mevkii, Kirklareli, Turkey
[4] Afyon Kocatepe Univ, Technol Fac, Dept Elect Elect Engn, ANS Campus, TR-03200 Afyon, Turkey
[5] Univ Maroua, Fac Mines & Petr Ind, Dept Mech Petr & Gas Engn, POB 46, Maroua, Cameroon
来源
关键词
PHASE DIFFERENCE; DYNAMICS; CHAOS; SYNCHRONIZATION; BEHAVIOR; DESIGN;
D O I
10.1140/epjs/s11734-021-00324-5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
The analysis and field programmable gate arrays (FPGA) implementation of a resistive-capacitive-inductive shunted Josephson junction (RCLSJJ) circuit with topologically nontrivial barrier (TNB) are investigated in this paper. The stability analysis of the equilibrium points reveals the presence of a Pitchfork bifurcation. RCLSJJ circuit with TNB can change the spiking, bursting and relaxation oscillations to an excitable mode. The numerical simulations results also point out the existence of periodic attractors and different shapes of hidden chaotic attractors in RCLSJJ circuit with TNB. The FPGA of RCLSJJ circuit with TNB is implemented to ascertain the numerical simulations results. Finally, the dual entropy core (DEC) true random number generator (TRNG) application using Dormand-Prince based on RCLSJJ circuit with TNB and ring oscillators is implemented on FPGA. By synthesizing DEC TRNG for Xilinx XC7VX485T-2-FFG1761 FPGA chip, 1 Mbit number stream obtained from the design is analyzed using NIST-800-22 test suite and this bit stream acquired from the proposed structure is successfully passed all of the randomness tests.
引用
收藏
页码:1049 / 1059
页数:11
相关论文
共 10 条
  • [1] Analysis, FPGA implementation of a Josephson junction circuit with topologically nontrivial barrier and its application to ring-based dual entropy core true random number generator
    Balamurali Ramakrishnan
    Alhadji Abba Oumate
    Murat Tuna
    İsmail Koyuncu
    Sifeu Takougang Kingni
    Karthikeyan Rajagopal
    The European Physical Journal Special Topics, 2022, 231 : 1049 - 1059
  • [2] Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator
    Koyuncu, Ismail
    Tuna, Murat
    Pehlivan, Ihsan
    Fidan, Can Bulent
    Alcin, Murat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 445 - 456
  • [3] Design, FPGA implementation and statistical analysis of chaos-ring based dual entropy core true random number generator
    İsmail Koyuncu
    Murat Tuna
    İhsan Pehlivan
    Can Bülent Fidan
    Murat Alçın
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 445 - 456
  • [4] Dynamical analysis, FPGA implementation and its application to chaos based random number generator of a fractal Josephson junction with unharmonic current-phase relation
    Sifeu Takougang Kingni
    Karthikeyan Rajagopal
    Serdar Çiçek
    Andre Cheukem
    Victor Kamdoum Tamba
    Gaetan Fautso Kuiate
    The European Physical Journal B, 2020, 93
  • [5] Dynamical analysis, FPGA implementation and its application to chaos based random number generator of a fractal Josephson junction with unharmonic current-phase relation
    Kingni, Sifeu Takougang
    Rajagopal, Karthikeyan
    Cicek, Serdar
    Cheukem, Andre
    Tamba, Victor Kamdoum
    Kuiate, Gaetan Fautso
    EUROPEAN PHYSICAL JOURNAL B, 2020, 93 (03):
  • [6] High throughput dynamic dual entropy source true random number generator based on FPGA
    Chen, Yu
    Liang, Huaguo
    Zhang, Linghui
    Yao, Liang
    Lu, Yingchun
    MICROELECTRONICS JOURNAL, 2024, 145
  • [7] A true random bit generator based on a memristive chaotic circuit: Analysis, design and FPGA implementation
    Karakaya, Baris
    Gulten, Arif
    Frasca, Mattia
    CHAOS SOLITONS & FRACTALS, 2019, 119 : 143 - 149
  • [8] Hyperjerk multiscroll oscillators with megastability: Analysis, FPGA implementation and a novel ANN-ring-based True Random Number Generator
    Tuna, Murat
    Karthikeyan, Anitha
    Rajagopal, Karthikeyan
    Alcin, Murat
    Koyuncu, Ismail
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 112
  • [9] A novel secure chaos-based pseudo random number generator based on ANN-based chaotic and ring oscillator: design and its FPGA implementation
    Murat Tuna
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 167 - 181
  • [10] A novel secure chaos-based pseudo random number generator based on ANN-based chaotic and ring oscillator: design and its FPGA implementation
    Tuna, Murat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 167 - 181