A 4th-Order Continuous-Time Delta-Sigma Modulator With Hybrid Noise-Coupling

被引:5
|
作者
Lozada, Kent Edrian [1 ]
Jang, Il-Hoon [2 ]
Bae, Gyeom-Je [2 ]
Lee, Dong-Hun [1 ]
Kim, Ye-Dam [1 ]
Lee, Hankyu [3 ]
Kim, Seong Joong [3 ]
Ryu, Seung-Tak [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
[2] Samsung Elect, Hwaseong 18448, South Korea
[3] Samsung Adv Inst Technol, Suwon 16706, South Korea
关键词
Analog-digital conversion; Registers; Noise shaping; Signal resolution; Quantization (signal); Gain; Finite impulse response filters; Analog-to-digital converter~(ADC); continuous time delta-sigma modulator (CT DSM); digital-domain noise coupling (DNC); analog-domain noise coupling (ANC); hybrid noise coupling (HNC); BANDWIDTH;
D O I
10.1109/TCSII.2022.3182406
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A hybrid noise-coupling (HNC) technique is proposed to mitigate the issues with a digital noise-coupling (DNC) structure. In the proposed technique, the unwanted quantization noise that is generated from the noise-coupling analog-to-digital converter (ADC) is injected into the input of the quantizer with one-clock cycle delay, thus increasing the order of noise-shaping of this error. Behavioral simulation shows that the HNC is highly robust against gain variation. The proposed fourth-order continuous-time (CT) delta-sigma modulator (DSM) with HNC scheme was designed in a 28-nm CMOS technology with a core size of 0.3mm(2). With an oversampling ratio (OSR) of 32, the proposed design achieves a signal-to-noise-distortion ratio (SNDR) of 97.20-dB at a signal bandwidth of 15.625-kHz, which has a 7-dB improvement in comparison to DNC only without introducing significant hardware complexity.
引用
收藏
页码:3635 / 3639
页数:5
相关论文
共 50 条
  • [1] Approaches to the Implementation of Noise-Coupling in Continuous-Time Delta-Sigma Modulators
    Ding, Chongjun
    Manoli, Yiannos
    Keller, Matthias
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1047 - 1050
  • [2] Continuous-Time Delta-Sigma Modulator with Time Domain Noise Coupling
    Han, Changsok
    Maghari, Nima
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [3] A 4th-Order Continuous-Time Delta-Sigma Modulator Using 6-bit Double Noise-Shaped Quantizer
    Kim, Taewook
    Han, Changsok
    Maghari, Nima
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3248 - 3261
  • [4] A second-order continuous-time delta-sigma modulator with double self noise coupling
    Haiyue Yan
    Lin He
    Yan Ye
    Fujiang Lin
    [J]. Analog Integrated Circuits and Signal Processing, 2019, 99 : 251 - 259
  • [5] A second-order continuous-time delta-sigma modulator with double self noise coupling
    Yan, Haiyue
    He, Lin
    Ye, Yan
    Lin, Fujiang
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 251 - 259
  • [6] A Third-Order DT Delta-Sigma Modulator With Noise-Coupling Technique
    Kim, Tae-Gwan
    Cho, Kang-Il
    Kim, Ho-Jin
    Boo, Jun-Ho
    Kwak, Yong-Sik
    Ahn, Gil-Cho
    [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 3 - 4
  • [7] A time-domain noise-coupling technique for continuous-time sigma-delta modulators
    Pakniat, Hossein
    Yavari, Mohammad
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (02) : 439 - 452
  • [8] A sixth-order subsampling continuous-time bandpass delta-sigma modulator
    Chen, Y
    Tiew, KT
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5589 - 5592
  • [9] Nauta OTA in a Second-Order Continuous-Time Delta-Sigma Modulator
    Irfansyah, Astria Nur
    Long Pham
    Nicholson, Andrew
    Lehmann, Torsten
    Jenkins, Julian
    Hamilton, Tara Julia
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 849 - 852
  • [10] A time-domain noise-coupling technique for continuous-time sigma-delta modulators
    Hossein Pakniat
    Mohammad Yavari
    [J]. Analog Integrated Circuits and Signal Processing, 2014, 78 : 439 - 452