Charge-trapping device structure of SiO2/SiN/high-k dielectric Al2O3 for high-density flash memory -: art. no. 152908

被引:190
|
作者
Lee, CH [1 ]
Hur, SH [1 ]
Shin, YC [1 ]
Choi, JH [1 ]
Park, DG [1 ]
Kim, K [1 ]
机构
[1] Samsung Elect Co Ltd, Memory Business, Semicond R&D Ctr, Yongin 449711, Kyungki Do, South Korea
关键词
D O I
10.1063/1.1897431
中图分类号
O59 [应用物理学];
学科分类号
摘要
We present a device structure of SiO2/SiN/Al2O3 (SANOS). The use of a high-k dielectric material, specially Al2O3, in the blocking oxide concentrates the electric fields across the tunnel oxide and SiN, and releases it across the blocking oxide under program and erase mode. This effect leads to lower program and erase voltage as well as faster erase speed than the conventional SiO2/SiN/SiO2 (SONOS) device. Moreover, it is shown that the fast erase operation is performed even at a thicker tunnel oxide over 30 angstrom where the hole direct tunneling current through the tunnel oxide is reduced significantly and thus the SANOS device has the excellent bake retention. (C) 2005 American Institute of Physics.
引用
收藏
页码:1 / 3
页数:3
相关论文
共 50 条
  • [1] Charge-trapping memory cell of SiO2/SiN/high-k dielectric Al2O3 with TaN metal gate for suppressing backward-tunneling effect -: art. no. 073510
    Lee, CH
    Park, KC
    Kim, K
    APPLIED PHYSICS LETTERS, 2005, 87 (07)
  • [2] Charge-Trapping-Type Flash Memory Device With Stacked High-k Charge-Trapping Layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Te-Chiang
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, L. S.
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 775 - 777
  • [3] Al2O3/HfO2 Multilayer High-k Dielectric Stacks for Charge Trapping Flash Memories
    Spassov, Dencho
    Paskaleva, Albena
    Krajewski, Tomasz A.
    Guziewicz, Elzbieta
    Luka, Grzegorz
    Ivanov, Tzvetan
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2018, 215 (16):
  • [4] Tunneling oxide engineering for improving retention in nonvolatile charge-trapping memory with TaN/Al2O3/HfO2/SiO2/Al2O3/SiO2/Si structure
    Song, Young Suh
    Jang, Taejin
    Min, Kyung Kyu
    Baek, Myung-Hyun
    Yu, Junsu
    Kim, Yeonwoo
    Lee, Jong-Ho
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (06)
  • [5] ReS2 based high-k dielectric stack charge-trapping and synaptic memory
    Fan, Ze-Hui
    Zhang, Min
    Chen, Lin
    Sun, Qing-Qing
    Zhang, David Wei
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59
  • [6] ReS2 based high-k dielectric stack charge-trapping and synaptic memory
    Fan, Ze-Hui
    Zhang, Min
    Chen, Lin
    Sun, Qing-Qing
    Zhang, David Wei
    Japanese Journal of Applied Physics, 2020, 59 (SG)
  • [7] A high-k Y2TiO5 charge trapping layer for high-density flash memory application
    Pan, Tung-Ming
    Yeh, Wen-Wei
    Chang, Wei-Tsung
    Chen, Kai-Ming
    Chen, Jing-Wei
    Huang, Kuo-Chan
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 74 - 75
  • [8] High-κ Hf-based charge trapping layer with Al2O3 blocking oxide for high-density flash memory
    Maikap, S.
    Tzeng, P. J.
    Lee, L. S.
    Lee, H. Y.
    Wang, C. C.
    Tsai, P. H.
    Chang-Liao, K. S.
    Chen, W. -J.
    Liu, K. C.
    Jeng, P. R.
    Tsai, M. -J.
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 36 - +
  • [9] Trapping mechanism of charge trap capacitor with Al2O3/High-k/Al2O3 multilayer
    Nabatame, Toshihide
    2017 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 6), 2017, 79 (01): : 131 - 138
  • [10] The effect of the thickness of tunneling layer on the memory properties of (Cu2O)0.5(Al2O3)0.5 high-k composite charge-trapping memory devices
    Liu, Jinqiu
    Lu, Jianxin
    Yin, Jiang
    Xu, Bo
    Xia, Yidong
    Liu, Zhiguo
    MODERN PHYSICS LETTERS B, 2016, 30 (15):