Carbon Nanotube Bundles as Nanoscale Chip to Package Interconnects

被引:0
|
作者
Chiariello, Andrea G. [1 ]
Miano, Giovanni [1 ]
Maffucci, Antonio [2 ]
机构
[1] Univ Naples Federico II, Dipartimento Ingn Elettr, I-80125 Naples, Italy
[2] Univ Cassino, DAEIMI, I-03043 Cassino, Italy
关键词
carbon nanotubes; nanopackaging;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents recent advances in carbon nanotube interconnect modeling, with focus on their application to nanoscale chip packaging. An enhanced electrical model of carbon nanotube bundles is used, able to take into account the effects of different nanotube sizes covered by this application. The use of carbon nanotubes as chip to package interconnects at nanoscale dimensions is analyzed and the electrical parasitics introduced by these interconnects are compared to those predicted by other packaging technologies.
引用
收藏
页码:58 / 61
页数:4
相关论文
共 50 条
  • [1] Modeling carbon nanotube bundles for future on-chip nano-interconnects
    Chiariello, Andrea G.
    Maffucci, Antonio
    Miano, Giovanni
    [J]. 2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [2] Integration of Vertical Carbon Nanotube Bundles for Interconnects
    Chiodarelli, Nicolo
    Kellens, Kristof
    Cott, Daire J.
    Peys, Nick
    Arstila, Kai
    Heyns, Marc
    De Gendt, Stefan
    Groeseneken, Guido
    Vereecken, Philippe M.
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (10) : K211 - K217
  • [3] On the Applicability of Triangular Carbon Nanotube Bundles as VLSI interconnects
    Sathyakam, P. Uma
    Banerjee, Ananyo
    Mallick, P. S.
    [J]. 2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 578 - 581
  • [4] Carbon nanotube bundles could act as efficient interconnects
    不详
    [J]. ADVANCED MATERIALS & PROCESSES, 2007, 165 (09): : 17 - 17
  • [5] Electrical properties of carbon nanotube bundles for future via interconnects
    Nihei, M
    Kawabata, A
    Kondo, D
    Horibe, M
    Sato, S
    Awano, Y
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4A): : 1626 - 1628
  • [6] Molecular recognition at the nanoscale interface within carbon nanotube bundles
    Yoo, JongTae
    Fujigaya, Tsuyohiko
    Nakashima, Naotoshi
    [J]. NANOSCALE, 2013, 5 (16) : 7419 - 7424
  • [7] Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications
    Pasricha, Sudeep
    Kurdahi, Fadi J.
    Dutt, Nikil
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1376 - 1380
  • [8] Carbon-nanotube-based wireless on-chip interconnects
    Franck, P.
    Baillargeat, D.
    Tay, B. K.
    [J]. 2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [9] Signal Integrity Analysis of Carbon Nanotube on-chip Interconnects
    Chiariello, A. G.
    Maffucci, A.
    Miano, G.
    [J]. 2009 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2009, : 33 - +
  • [10] Bundles of Multiwall Carbon Nanotube Interconnects: RF Crosstalk Analysis by Equivalent Circuits
    Tamburrano, A.
    D'Aloia, A. G.
    Sarto, M. S.
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2012, : 434 - 439