Optimal routing table design for IP address lookups under memory constraints

被引：24
|
作者：
Cheung, G [1 ]
McCanne, S [1 ]
机构：
[1] Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA
来源：
IEEE INFOCOM '99 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS: THE FUTURE IS NOW | 1999年
关键词：
D O I：
10.1109/INFCOM.1999.752164
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The design of lookup tables for fast IP address lookup algorithms using a general processor is formalized as an optimization problem. A cost model that models the access times and sizes of the hierarchical memory structure of the processor is formulated. Two algorithms, using dynamic programming and Lagrange multipliers, solve the optimization problem optimally and approximately respectively. Experimental results show our algorithms have visible improvements over existing ones in the literature.
引用
收藏
页码：1437 / 1444
页数：8
相关论文
共 50 条
  • [1] Parallel table-based IP address lookups
    Park, Deuk-hyoung
    Cho, Dong-ho
    [J]. IEEE COMMUNICATIONS LETTERS, 2006, 10 (03) : 207 - 209
  • [2] A scalable and small forwarding table for fast IP address lookups
    Jean, S
    Chung, SH
    Cho, JW
    Yoon, H
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND MOBILE COMPUTING, PROCEEDINGS, 2001, : 413 - 418
  • [3] Multi-zone caches for accelerating IP routing table lookups
    Chvets, IL
    MacGregor, MH
    [J]. HPSR 2002: WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, PROCEEDINGS: MERGING OPTICAL AND IP TECHNOLOGIES, 2002, : 121 - 126
  • [4] Routing Table Compaction for TCAM-Based IP Address Lookup
    Wang, Pi-Chung
    Fang, Yi-Ting
    Huang, Tzung-Chian
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (05) : 1272 - 1275
  • [5] An Improved PLC-Trie Based Routing Table Design for Variable Length IP Address Lookup
    Sun, Bin
    [J]. PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET TECHNOLOGIES (CFI'19), 2019,
  • [6] Efficient, IP routing table VLSI design for multigigabit routers
    Chang, RC
    Lim, BH
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (04) : 700 - 708
  • [7] LayeredTrees: Most Specific Prefix-Based Pipelined Design for On-Chip IP Address Lookups
    Chang, Yeim-Kuan
    Kuo, Fang-Chen
    Kuo, Han-Jhen
    Su, Cheng-Chien
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (12) : 3039 - 3052
  • [8] Efficient IP routing table VSLI design for multigigabit routers
    Chang, RC
    Lim, BH
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 776 - 779
  • [9] Optical memory architectures for fast routing address look-up (AL) table operation
    Vagionas, Christos
    Tsakyridis, Apostolos
    Mourgias-Alexandris, George
    Pitris, Stelios
    Maniotis, Pavlos
    Pleros, Nikos
    Alexoudi, Theoni
    [J]. JOURNAL OF PHYSICS-PHOTONICS, 2019, 1 (04):
  • [10] Learning Optimal Decision Trees Under Memory Constraints
    Aglin, Gael
    Nijssen, Siegfried
    Schaus, Pierre
    [J]. MACHINE LEARNING AND KNOWLEDGE DISCOVERY IN DATABASES, ECML PKDD 2022, PT V, 2023, 13717 : 393 - 409
12345