Energy-efficient buffer architecture for flash memory

被引:1
|
作者
Huang, W. T. [1 ]
Chen, C. T. [1 ]
Chen, C. H. [2 ]
Cheng, C. C. [1 ]
机构
[1] Natl Taipei Univ Technol, Dept Elect Engn, Taipei, Taiwan
[2] Cent Taiwan Univ Sci & Technol, Dept Management Informat Syst, Taichung, Taiwan
关键词
LRU; FAB; Grey decision; read/write buffer architecture; optimal-read only-write buffer architecture; flash memory;
D O I
10.1109/MUE.2008.61
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Lower energy consumption is an important consideration in the design of mobile devices. Flash memory is essential in such applications, and one solution for reducing energy consumption is to include a buffer layer in the flash memory storage system. The traditional read/write buffer architecture is not suitable for flash memory, so we developed an optimal-read only-write buffer architecture tailored to the properties of flash memory described in this study. We propose an adaptive Grey decision policy for efficiently decrease the number of write operations to reduce energy consumption by 15% and 35% compared to the least recently used and flash-aware buffer policies based on our optimal-read only-write buffer architecture.
引用
收藏
页码:543 / +
页数:2
相关论文
共 50 条
  • [1] Multi-Buffer Manager: Energy-Efficient Buffer Manager for Databases on Flash Memory
    Cesana, Ulpian
    He, Zhen
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2010, 9 (03)
  • [2] Energy-Efficient Deep In-memory Architecture for NAND Flash Memories
    Gonugondla, Sujan K.
    Kang, Mingu
    Kim, Yongjune
    Helm, Mark
    Eilert, Sean
    Shanbhag, Naresh
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [3] Energy-Efficient Architecture for Advanced Video Memory
    Sampaio, Felipe
    Shafique, Muhammad
    Zatt, Bruno
    Bampi, Sergio
    Henkel, Joerg
    [J]. 2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 132 - 139
  • [4] An energy-efficient virtual memory system with flash memory as the secondary storage
    Tseng, Hung-Wei
    Li, Han-Lin
    Yang, Chia-Lin
    [J]. ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 418 - 423
  • [5] Energy-efficient sorting with the distributed memory architecture ePUMA
    Karlsson, Andreas
    Sohl, Joar
    Liu, Dake
    [J]. 2015 IEEE TRUSTCOM/BIGDATASE/ISPA, VOL 3, 2015, : 116 - 123
  • [6] Energy-efficient and High Throughput Sparse Distributed Memory Architecture
    Kang, Mingu
    Kim, Eric P.
    Keel, Min-sun
    Shanbhag, Naresh R.
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2505 - 2508
  • [7] High Energy-Efficient LDPC Decoder with AVFS System for NAND Flash Memory
    Zhang, Chao
    Mo, Jingtong
    Lian, Zihan
    He, Weifeng
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [8] Hybrid Scratchpad Video Memory Architecture for Energy-Efficient Parallel HEVC
    Sampaio, Felipe M.
    Zatt, Bruno
    Shafique, Muhammad
    Henkel, Jorg
    Bampi, Sergio
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2019, 29 (10) : 3046 - 3060
  • [9] An Energy-Efficient GPGPU Register File Architecture Using Racetrack Memory
    Mao, Mengjie
    Wen, Wujie
    Zhang, Yaojun
    Chen, Yiran
    Li, Hai
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (09) : 1478 - 1490
  • [10] Energy-Efficient and Fault-Tolerant Unified Buffer and Bufferless Crossbar Architecture for NoCs
    Zhang, Yixuan
    Morris, Randy
    DiTomaso, Dominic
    Kodi, Avinash
    [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 972 - 981