Low Cost Pipelined FPGA Architecture of Harris Corner Detector for Real-Time Applications

被引：0

作者：

Orabi, Hammam ^{[1
]}

Shaikh-Husin, Nasir ^{[1
]}

Sheikh, U. U. ^{[1
]}

机构：

[1] Univ Teknol Malaysia, Fac Elect Engn, Johor Baharu 81310, Malaysia

来源：

2015 TENTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION MANAGEMENT (ICDIM) | 2015年

关键词：

FPGA; Harris Corner Detection; System Verilog; MATLAB;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present a low cost, pipelined FPGA architecture of a Harris Corner Detector. The platform is Altera Cyclone IV on a DE2-115 development board. The pipeline is composed of multiple stages, between which data flows without temporary full-frame buffering. The architecture was tested using a System Verilog test-bench, enveloped by a MATLAB test-bench, to benefit from the latter's image processing capabilities. The accuracy of the results obtained was tested visually and compared with the results of the same algorithm implemented in MATLAB. The results show a balance between resources utilization and timing performance, compared with recent works.

引用

页码：104 / 108

页数：5

共 50 条

[1] Real-time Implementation of Harris Corner Detection System Based on FPGA
Liu, Shaohui
Lyu, Congyi
Liu, Yunhui
Zhou, Weiguo
Jiang, Xin
Li, Peng
Chen, Haoyao
Li, Yuanyuan
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON REAL-TIME COMPUTING AND ROBOTICS (RCAR), 2017, : 339 - 343
[2] Fully pipelined FPGA-based architecture for real-time SIFT extraction
Vourvoulakis, John
Kalomiros, John
Lygouras, John
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 53 - 73
[3] Real-time Implement ORB algorithm in FPGA oFast with Harris corner and rBrief algorithm
Kim, Jung Rok
Jeon, Jae Wook
[J]. 2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
[4] Zynq FPGA Based Memory Efficient and Real-Time Harris Corner Detection Algorithm Implementation
Ben Amara, Abdelkadder
Pissaloux, Edwige
Grisel, Richard
Atri, Mohamed
[J]. 2018 15TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES (SSD), 2018, : 852 - 857
[5] A Low-Cost Hardware Architecture for Illumination Adjustment in Real-Time Applications
Shiau, Yeu-Horng
Chen, Pei-Yin
Yang, Hung-Yu
Li, Shang-Yuan
[J]. IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2015, 16 (02) : 934 - 946
[6] An efficient FPGA implementation of the Harris Corner feature detector
Chao, Tak Lon
Wong, Kin Hong
[J]. 2015 14TH IAPR INTERNATIONAL CONFERENCE ON MACHINE VISION APPLICATIONS (MVA), 2015, : 89 - 93
[7] FPGA Implementation of Target Detection Algorithm at Real Time Video Signal Processing Using Harris Corner Detector Filter
Onat, Emrah
[J]. 2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
[8] A Real-time, Pipelined Incoherent Dedispersion Method and Implementation in FPGA
Liu, Wei
Meng, Qiao
Wang, Chen
Zhou, Chenye
Yao, Shunyu
Tariq, Irfan
[J]. PUBLICATIONS OF THE ASTRONOMICAL SOCIETY OF THE PACIFIC, 2022, 134 (1031)
[9] A Real-Time FPGA Based Human Detector
Hsiao, Pei-Yung
Lin, Shih-Yu
Chen, Chuen-Yau
[J]. 2016 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C), 2016, : 1014 - 1017
[10] Real-Time Low-Power FPGA Architecture for Stereo Vision
Puglia, Luca
Vigliar, Mario
Raiconi, Giancarlo
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1307 - 1311

← 1 2 3 4 5 →