Energy Efficiency on Multi-Core Architectures with Multiple Voltage Islands

被引:20
|
作者
Pagani, Santiago [1 ]
Chen, Jian-Jia [2 ]
Li, Minming [3 ]
机构
[1] Karlsruhe Inst Technol, Dept Informat, D-76021 Karlsruhe, Baden Wuerttemb, Germany
[2] TU Dortmund Univ, Dept Informat, Dortmund, Nordrhein Westf, Germany
[3] City Univ Hong Kong CityU, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
关键词
DYVIA; energy efficiency; multiple voltage islands; single-chip cloud computer; single frequency approximation (SFA); REAL-TIME TASKS;
D O I
10.1109/TPDS.2014.2323260
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Efficient and effective system-level power management for multi-core systems with multiple voltage islands is necessary for next-generation computing systems. This paper considers energy efficiency for such systems, in which the cores in the same voltage island have to be operated at the same supply voltage level. We explore how to map given task sets onto cores, so that each task set is assigned and executed on one core and the energy consumption is minimized. Due to the restriction to operate at the same supply voltage in a voltage island, different mappings will result in different energy consumptions. By using the simple single frequency approximation scheme (SFA) to decide the voltages and frequencies of individual voltage islands, this paper presents the approximation factor analysis (in terms of energy consumption) for simple heuristic algorithms, and develops a dynamic programming algorithm, which derives optimal mapping solutions for energy minimization when using SFA. We experimentally evaluate the running time and energy consumption performance of these algorithms on Intel's single-chip cloud computer (SCC). Moreover, we conduct simulations for hypothetical platforms with different number of voltage islands and cores per island, also considering different task partitioning policies.
引用
收藏
页码:1608 / 1621
页数:14
相关论文
共 50 条
  • [1] Cache Efficiency and Scalability on Multi-core Architectures
    Mueller, Thomas
    Trinitis, Carsten
    Smajic, Jasmin
    [J]. PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 88 - +
  • [2] A Performance/Energy Analysis and Optimization of Multi-Core Architectures with Voltage Scaling Techniques
    Lee, Jeong-Gun
    Shin, Wook
    Kim, Suk-Jin
    Jung, Eun-Gu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (06) : 1215 - 1225
  • [3] Energy Efficient Real Time Scheduling on Multi-core Processor with Voltage Islands
    Digalwar, Mayuri
    Gahukar, Praveen
    Mohan, Sudeept
    [J]. 2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 1245 - 1251
  • [4] Heterogeneous multi-core architectures
    Mitra, Tulika
    [J]. IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 51 - 62
  • [5] Energy efficient scheduling of real-time tasks on multi-core processors with voltage islands
    Liu, Jun
    Guo, Jinhua
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2016, 56 : 202 - 210
  • [6] Parallel Multiple Polynomial Quadratic Sieve on Multi-core Architectures
    Macariu, Georgiana
    Petcu, Dana
    [J]. NINTH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, PROCEEDINGS, 2007, : 59 - 65
  • [7] An Asymptotic Performance/Energy Analysis and Optimization of Multi-core Architectures
    Lee, Jeong-Gun
    Jung, Eungu
    Shin, Wook
    [J]. DISTRIBUTED COMPUTING AND NETWORKING, 2009, 5408 : 85 - +
  • [8] Portability with efficiency of the advection of BRAMS between multi-core and many-core architectures
    Silva Junior, Manoel Baptista
    Panetta, Jairo
    Stephany, Stephan
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (22):
  • [9] Portability with efficiency of the advection of BRAMS between multi-core and many-core architectures
    Center for Weather Forecasting and Climate Research , National Institute for Space Research , Cachoeira Paulista, Brazil
    不详
    不详
    [J]. Concurr. Comput. Pract. Exper., 1600, 22
  • [10] Energy Efficiency of a Multi-Core Processor by Tag Reduction
    Long Zheng
    Mian-Xiong Dong
    Kaoru Ota
    Hai Jin
    Song Guo
    Jun Ma
    [J]. Journal of Computer Science and Technology, 2011, 26 : 491 - 503