Protecting Security-Critical Real-Time Systems against Fault Attacks in Many-Core Platforms

被引:2
|
作者
Norollah, Amin [1 ]
Kazemi, Zahra [3 ]
Derafshi, Danesh [1 ]
Beitollahi, Hakem [1 ]
Fazeli, Mahdi [2 ]
机构
[1] Iran Univ Sci & Technol, Sch Comp Engn, Tehran, Iran
[2] Halmstad Univ, Halmstad, Sweden
[3] Grenoble INP, LCIS Lab, F-26000 Valence, France
关键词
FPGA; security-critical systems; real-time systems; security-aware scheduler; hardware accelerator;
D O I
10.1109/RTEST56034.2022.9850010
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Single-core platforms have been widely used for Many security-critical real-time systems. However, the ever-increasing high-performance requirements demanded by various industries and the advent of serious bottlenecks again increasing the performance of single-core platforms have necessitated the employment of many-core platforms in the design of such systems. This design shift from single to many-core platforms has been accompanied by security issues and has produced emerging security challenges. Fault injection attacks are one of the primary attacks that are used to infiltrate the tasks to reduce the system performance or cause system failures. In this paper, an online security-aware real-time hardware scheduler is proposed and used to avoid fault attacks using the task replication method. In the proposed real-time system, critical tasks and their replicas are scheduled with Least Slack Time first (LST) algorithm independently in the hardware under real-time constraints. Our synthesis and simulation results using Xilinx Vivado 2018.2 indicates that the proposed scheduler guarantees that all critical tasks and their replicas meet their deadlines. The results also show that our scheduler reduces the chance of a successful Fault attack and loss of the final result in critical tasks.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Work-in-Progress: Co-Design of Security-Critical Real-Time Systems to Prevent Fault Injection Attacks
    Jiang, Wei
    Xiu, Liugen
    Zhan, Jinyu
    Jiang, Ke
    [J]. 2018 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2018,
  • [2] A Security-Critical Task Management Method for Distributed Real-Time Systems
    Yu, Yang
    Dong, Qi
    Luo, Zhipeng
    Chen, Hao
    Deng, Jun
    Guan, Wei
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2015, 2015, 9532 : 454 - 464
  • [3] Protecting Communication in Many-Core Systems against Active Attackers
    Moriam, Sadia
    Franz, Elke
    Walther, Paul
    Kumar, Akash
    Strufe, Thorsten
    Fettweis, Gerhard P.
    [J]. PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 45 - 50
  • [4] Evaluation and Detection of Hardware Trojan for Real-Time Many-Core Systems
    Hazra, Suvadip
    Sattenapalli, Jaswanth Sai
    Roy, Arka
    Dalui, Mamata
    [J]. PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 31 - 36
  • [5] Scheduling security-critical real-time applications on clusters
    Xie, Tao
    Qin, Xiao
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (07) : 864 - 879
  • [6] Current Mode Detection in Hard Real-time Automotive Applications Dedicated to Many-Core Platforms
    Dziurzanski, Piotr
    Maka, Tomasz
    [J]. 2017 12TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2017,
  • [7] Near-optimal Deployment of Dataflow Applications on Many-core Platforms with Real-time Guarantees
    Skalistis, Stefanos
    Simalatsar, Alena
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 752 - 757
  • [8] BlueVisor: A Scalable Real-Time Hardware Hypervisor for Many-core Embedded Systems
    Jiang, Zhe
    Audsley, Neil C.
    Dong, Pan
    [J]. 24TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2018), 2018, : 75 - 84
  • [9] Energy Optimization of Security-Critical Real-Time Applications with Guaranteed Security Protection
    Jiang, Wei
    Jiang, Ke
    Zhang, Xia
    Ma, Yue
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (07) : 282 - 292
  • [10] A formal model and risk assessment method for security-critical real-time embedded systems
    Ni, Siru
    Zhuang, Yi
    Gu, Jingjing
    Huo, Ying
    [J]. COMPUTERS & SECURITY, 2016, 58 : 199 - 215