FIR filter implementation using bit-serial arithmetic and partial summation trees

被引：0
|
作者：
Gibb, SG [1 ]
Graumann, PJW [1 ]
Turner, LE [1 ]
机构：
[1] UNIV CALGARY,DEPT ELECT & COMP ENGN,CALGARY,AB T2N 1N4,CANADA
来源：
ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VI | 1996年 / 2846卷
关键词：
high quality FIR digital filter pipelined bit-serial CSD coded coefficients;
D O I：
10.1117/12.255462
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：63 / 74
页数：12
相关论文
共 50 条
  • [1] Design and implementation of bit-serial FIR filter using FPGA
    Dawoud, DS
    Zibani, I
    [J]. CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180
  • [2] AN EFFICIENT BIT-SERIAL FIR FILTER ARCHITECTURE
    LIM, YC
    EVANS, JB
    LIU, B
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1995, 14 (05) : 639 - 651
  • [3] Bit-serial digital filter implementation using a custom C compiler
    Cyca, Dan
    Turner, Laurence E.
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 534 - +
  • [4] Bit-serial arithmetic: A novel approach to fuzzy hardware implementation
    Dick, Scott
    Gaudet, Vincent
    Bai, Huiqing
    [J]. 2008 ANNUAL MEETING OF THE NORTH AMERICAN FUZZY INFORMATION PROCESSING SOCIETY, VOLS 1 AND 2, 2008, : 312 - 317
  • [5] Bit-level systolic array for FIR filter using AND-based Bit-serial multiplier
    Lee, JJ
    Song, GY
    [J]. IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 87 - 90
  • [6] BIT-SERIAL VLSI IMPLEMENTATION OF DELAYED LMS ADAPTIVE FIR FILTERS
    WANG, CL
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1994, 42 (08) : 2169 - 2175
  • [7] A real-time bit-serial rank filter implementation using xilinx FPGA
    Choo, Chang
    Verma, Punarn
    [J]. REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [8] NEW BIT-SERIAL VLSI IMPLEMENTATION OF RNS FIR DIGITAL-FILTERS
    WANG, CL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (11): : 768 - 772
  • [9] Application of Bit-Serial Arithmetic Units for FPGA Implementation of Convolutional Neural Networks
    Csordas, G.
    Feher, B.
    Kovacshazy, T.
    [J]. 2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 322 - 327
  • [10] On implementation of fast, bit-serial loops
    Vesterbacka, M
    Palmkvist, K
    Manhammar, L
    [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 190 - 193
12345