Modified Cascaded Multi-level Inverter Structure with Reduced Voltage Stress Across H-Bridge for High Voltage Application

被引：1
|
作者：
Choudhary, Rahul [1 ]
Suryawanshi, Hiralal M. [1 ]
Talapur, Girish G. [1 ]
Chaudhari, Madhuri A. [1 ]
Shitole, Amardeep Balasaheb [1 ]
机构：
[1] Visvesvaraya Natl Inst Technol, Dept Elect Engn, Nagpur, Maharashtra, India
来源：
ELECTRIC POWER COMPONENTS AND SYSTEMS | 2018年 / 46卷 / 06期
关键词：
high voltage application; level shift PWM; multi-band hysteresis current control; multi-level inverter; reduced switch multi-level topology; CONVERTER; TOPOLOGIES; OPERATION;
D O I：
10.1080/15325008.2018.1466007
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a modified cascaded multi-level structure for high voltage application. The topology proposed optimizes switch count per voltage level along with the reduction in voltage stress across the switches. Optimization based on different criteria has been discussed and a comparison of the proposed structure with existing topology has been carried out. This paper also shows a level shift PWM control scheme and a closed loop multi-band hysteresis control scheme. The topology is simulated for the above two control schemes on MATLAB and also verified experimentally for single phase seven-level inverter. The experimental verification was done with DSP F28337D TI Launchpad on series resistance and inductance (RL) load.
引用
收藏
页码：659 / 672
页数：14
相关论文
共 50 条
  • [1] Load model for medium voltage cascaded h-bridge multi-level inverter drive systems
    Liang X.
    He J.
    IEEE Power and Energy Technology Systems Journal, 2016, 3 (01): : 13 - 23
  • [2] Cascaded Multi-level Inverter Topology Developed from a Modified H-bridge
    Karasani, Raghavendra Reddy
    Borghate, Vijay Bhanuji
    Sabyasachi, Sidharth
    Suryawanshi, Hiralal Murlidhar
    Meshram, Prafullachandra Madhukar
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2017, 45 (11) : 1191 - 1201
  • [3] THD Analysis of Cascaded H-Bridge Multi-Level Inverter
    Singh, Gurcharan
    Garg, Vijay Kumar
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 229 - 234
  • [4] Design of the cascaded H-bridge multi-level inverter for HyperTube propulsion
    Jo J.-M.
    Lee K.-J.
    Lee S.-Y.
    Choi S.-Y.
    Lee C.-Y.
    Lee K.-S.
    Transactions of the Korean Institute of Electrical Engineers, 2020, 69 (02): : 297 - 303
  • [5] A new multi-level inverter with reduced number of switches based on modified H-bridge
    Annamalai T.
    Udhayakumar K.
    International Journal of Power Electronics, 2019, 10 (1-2) : 49 - 64
  • [6] A Random Switching Method for PWM Cascaded H-Bridge Multi-level Inverter
    Mardaneh, Mohammad
    Hashemi, Zhale
    2012 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS), 2012, : 76 - 79
  • [7] A Generalized Space Vector Modulation for Cascaded H-bridge Multi-level Inverter
    Chung Mai Van
    Phuong Vu Hoang
    Son Pham Cong
    Tu Nguyen Xuan
    Minh Tran Trong
    Lien Nguyen Van
    PROCEEDINGS OF 2019 INTERNATIONAL CONFERENCE ON SYSTEM SCIENCE AND ENGINEERING (ICSSE), 2019, : 18 - 24
  • [8] A cascaded multi-level H-bridge inverter utilizing capacitor voltages sources
    Corzine, KA
    Hardrick, FA
    Familiant, YL
    POWER AND ENERGY SYSTEMS, PROCEEDINGS, 2003, : 290 - 295
  • [9] The Capacitor Voltage Balancing of Cascaded H-bridge Multilevel Inverter
    Nos, Oleg V.
    Kharitonov, Sergey A.
    Abramushkina, Ekaterina E.
    Brovanov, Sergey V.
    Smirnov, Pavel N.
    2019 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS (ICM), 2019, : 327 - 331
  • [10] A Fault Compensation Scheme for Cascaded H-Bridge Inverter With Reduced Common Mode Voltage
    Fathi, Manuchehr
    Khajehoddin, S. Ali
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (04) : 3257 - 3267
12345