Compiler-directed application mapping for NoC based chip multiprocessors

被引：7
|
作者：
Chen, Guangyu [1 ]
Li, Feihui [1 ]
Kandemir, Mahmut [1 ]
机构：
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
来源：
ACM SIGPLAN NOTICES | 2007年 / 42卷 / 07期
关键词：
languages; experimentation; compilers; network-on-chip (NoC); power optimization; application mapping;
D O I：
10.1145/1273444.1254796
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multiprocessor architecture in a locality-aware fashion. The proposed compiler approach has four major steps: task scheduling, processor mapping, data mapping, and packet routing. Our experimental result clearly shows that the proposed framework reduces energy consumption of our applications significantly (27.41% on average over a pure performance oriented application mapping strategy) as a result of improved locality of data accesses.
引用
收藏
页码：155 / 157
页数：3
相关论文
共 50 条
  • [1] Compiler-Directed Application Mapping for NoC Based Chip Multiprocessors
    Chen, Guangyu
    Li, Feihui
    Kandemir, Mahmut
    [J]. LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2007, : 155 - 157
  • [2] A Compiler-Directed Data Prefetching Scheme for Chip Multiprocessors
    Son, Seung Woo
    Kandemir, Mahmut
    Karakoy, Mustafa
    Chakrabarti, Dhruva
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (04) : 209 - 218
  • [3] COMPILER-DIRECTED CACHE MANAGEMENT IN MULTIPROCESSORS
    CHEONG, H
    VEIDENBAUM, AV
    [J]. COMPUTER, 1990, 23 (06) : 39 - 47
  • [4] Compiler-directed page coloring for multiprocessors
    Bugnion, E
    Anderson, JM
    Mowry, TC
    Rosenblum, M
    Lam, MS
    [J]. ACM SIGPLAN NOTICES, 1996, 31 (09) : 244 - 255
  • [5] A compiler-directed energy saving strategy for parallelizing applications in on-chip multiprocessors
    Chen, J
    Dong, Y
    Yang, XJ
    Wu, D
    [J]. ISPDC 2005: 4TH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, 2005, : 147 - 154
  • [6] Compiler-directed scratch pad memory optimization for embedded multiprocessors
    Kandemir, M
    Kadayif, I
    Choudhary, A
    Ramanujam, J
    Kolcu, I
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (03) : 281 - 287
  • [7] A compiler-directed approach to network latency reduction for distributed shared memory multiprocessors
    Ray, S
    Jiang, H
    Yang, Q
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 38 (02) : 267 - 276
  • [8] Compiler-directed power density reduction in NoC-based multi-core designs
    Narayanan, Sri Hari Krishna
    Kandemir, Mahmut
    Ozturk, Ozcan
    [J]. ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 570 - +
  • [9] Compiler Directed Network-on-Chip Reliability Enhancement for Chip Multiprocessors
    Ozturk, Ozcan
    Kandemir, Mahmut
    Irwin, Mary J.
    Narayanan, H. K.
    [J]. LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 85 - 94
  • [10] Compiler Directed Network-on-Chip Reliability Enhancement for Chip Multiprocessors
    Ozturk, Ozcan
    Kandemir, Mahmut
    Irwin, Mary J.
    Narayanan, H. K.
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (04) : 85 - 94
12345