共 50 条
- [1] Design of Generic Floating Point Multiplier and Adder/Subtractor Units [J]. 2010 12TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2010, : 615 - 618
- [2] Floating Point Adder/Subtractor Units Realization by Efficient Arithmetic Circuits [J]. 2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 244 - 246
- [4] Optimized Hardware Architecture for Implementing IEEE 754 Standard Double Precision Floating Point Adder/Subtractor [J]. 2014 17TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2014, : 147 - 152
- [5] Image adder and subtractor based on light storage [J]. EUROPEAN PHYSICAL JOURNAL PLUS, 2022, 137 (01):
- [7] Implementation of a probabilistic subtractor based on a probabilistic adder [J]. INTERNATIONAL CONFERENCE ON MODERN TRENDS IN MANUFACTURING TECHNOLOGIES AND EQUIPMENT (ICMTMTE) 2020, 2020, 971
- [10] Design of Full Adder and Subtractor Based on MZI - SOA [J]. 2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 19 - 21