Gallium arsenide based floating point adder/subtractor

被引:0
|
作者
Goel, AK [1 ]
Damastra, F [1 ]
Jesiek, B [1 ]
机构
[1] Michigan Technol Univ, Dept Elect Engn, Houghton, MI 49931 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Floating point calculations are critical to modern computer systems. Applications ranging from graphic intensive games to neural network systems rely heavily on the floating point unit, or FPU. Gallium Arsenide (GaAs) is a semiconductor that may one day rival rite stronghold that silicon has on the manufacture of components such as FPU's. Indeed, GaAs technologies are potentially superior to silicon due to their high speed and relatively low power consumption. In this paper, the design of a 32-bit GaAs floating point adder/subtractor is discussed. The basics of floating point representation and the process of addition and subtraction are covered. The design Of an adder/subtractor circuit is layed out. Simulation of completed components provide performance estimates for the entire circuit.
引用
收藏
页码:348 / 351
页数:4
相关论文
共 50 条
  • [1] Design of Generic Floating Point Multiplier and Adder/Subtractor Units
    Hamid, Lamiaa S. A.
    Shehata, Khaled A.
    El-Ghitani, Hassan
    ElSaid, Mohamed
    [J]. 2010 12TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2010, : 615 - 618
  • [2] Floating Point Adder/Subtractor Units Realization by Efficient Arithmetic Circuits
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    [J]. 2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 244 - 246
  • [3] Floating point adder/subtractor performing IEEE rounding and addition/subtraction in parallel
    Park, WC
    Lee, SW
    Kwon, OY
    Han, TD
    Kim, SD
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (04) : 297 - 305
  • [4] Optimized Hardware Architecture for Implementing IEEE 754 Standard Double Precision Floating Point Adder/Subtractor
    Rahman, Atul
    Abdullah-Al-Kafi
    Khalid
    Islam, A. T. M. Saiful
    Rahman, Mahmudur
    [J]. 2014 17TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2014, : 147 - 152
  • [5] Image adder and subtractor based on light storage
    Qiu, Tianhui
    Ma, Hongyang
    Xin, Peipei
    Zhao, Xiaolong
    Liu, Qian
    Chen, Libo
    Feng, Yuncai
    Yu, Zhixian
    [J]. EUROPEAN PHYSICAL JOURNAL PLUS, 2022, 137 (01):
  • [6] Image adder and subtractor based on light storage
    Tianhui Qiu
    Hongyang Ma
    Peipei Xin
    Xiaolong Zhao
    Qian Liu
    Libo Chen
    Yuncai Feng
    Zhixian Yu
    [J]. The European Physical Journal Plus, 137
  • [7] Implementation of a probabilistic subtractor based on a probabilistic adder
    Moiseev, D., V
    [J]. INTERNATIONAL CONFERENCE ON MODERN TRENDS IN MANUFACTURING TECHNOLOGIES AND EQUIPMENT (ICMTMTE) 2020, 2020, 971
  • [8] Design of a reversible single precision floating point subtractor
    Lakshmi, A. V. Anantha
    Sudha, G. F.
    [J]. SPRINGERPLUS, 2014, 3
  • [9] Tunable Floating-Point Adder
    Nannarelli, Alberto
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (10) : 1553 - 1560
  • [10] Design of Full Adder and Subtractor Based on MZI - SOA
    Sribhashyam, Satyasai
    Ramachandran, Manohari
    Prince, Shanthi
    Ravi, Bhagya Rekha
    [J]. 2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 19 - 21