共 50 条
- [1] A Survey of Formal Techniques for Hardware/Software Co-Verification [J]. 2018 7TH INTERNATIONAL CONGRESS ON ADVANCED APPLIED INFORMATICS (IIAI-AAI 2018), 2018, : 125 - 128
- [2] A survey of techniques for formal verification of combinational circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 445 - 454
- [3] Formal Techniques for Hardware/Software Co-Verification [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LVII - LVIII
- [4] A Survey on Formal Verification and Validation Techniques for Internet of Things [J]. APPLIED SCIENCES-BASEL, 2023, 13 (14):
- [5] Hardware/Software Formal Co-Verification using Hardware Verification Techniques [J]. 2012 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2012, : 465 - 470
- [6] Model Reduction Techniques for the Formal Verification of Hardware dependent Software [J]. 2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 148 - 153
- [9] Formal Specification and Automated Verification of Railway Software with Frama-C [J]. 2013 11TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), 2013, : 710 - 715