A Low-Voltage High-Speed High-Linearity MOSFET-Only Analog Bootstrapped Switch for Sample-and-Hold Circuits

被引:0
|
作者
Pouya, Peyman [1 ]
Ghasemi, Abdolrasoul [1 ]
Aminzadeh, Hamed [2 ]
机构
[1] Islamic Azad Univ, Bushehr Branch, Dept Elect Engn, Bushehr, Iran
[2] Payame Noor Univ, Dept Elect Engn, Tehran, Iran
关键词
bootstrapped switch; sample and hold circuit; MOSFET-enly; high-speed; low-veftage; AIOSCAPs;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
in this paper, a low-voltage high-speed high linearity MOSFET-only analog bootstrapped switch for sample and -hold circuits is successfully designed and implemented in TSMC 0.18 um standard digital complementary metal oxide semiconductor (CMOS) technology. In the proposed structure, constant capacitor of the analog bootstrapped switch is replaced with anti-parallel depletion-mode metal oxide semiconductor (MOS) devices. In addition to area efficiency achieved by replacing the capacitor with MOS transistors, the integration of the analogue bootstrapped switch would become compatible with standard digital CMOS technologies. Circuit-level simulations show that at 25 MHz input signal and 250 MHz sampling clock frequency with 0.9Vpp supply voltage, the proposed switch performs well and provides a high linearity.
引用
收藏
页码:417 / 420
页数:4
相关论文
共 50 条
  • [1] Low-voltage CMOS analog switch for high precision sample-and-hold circuit
    Fayomi, CJB
    Roberts, GW
    Sawan, M
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 710 - 713
  • [2] Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: Design and chip characterization
    Sawan, M
    Roberts, GW
    Sawan, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2200 - 2203
  • [3] A low-voltage fully differential CMOS high-speed sample-and-hold circuit
    Lee, TS
    Hsiao, KR
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 235 - 238
  • [4] Design of sample-and-hold amplifiers for high-speed low-voltage A/D converters
    Razavi, B
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 59 - 66
  • [5] Novel design techniques for high-linearity MOSFET-only switched-capacitor circuits
    Yoshizawa, H
    Temes, GC
    Ferguson, P
    Krummenacher, F
    1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 152 - 153
  • [6] LOW-VOLTAGE, HIGH-SPEED, AND HIGH-PRECISION CURRENT-MODE SAMPLE-AND-HOLD CIRCUIT
    SUGIMOTO, Y
    KAKITANI, H
    TSURUMI, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1995, 78 (07): : 68 - 81
  • [7] Low-voltage, high-speed, and high-precision current-mode sample-and-hold circuit
    Sugimoto, Yasuhiro
    Kakitani, Hisao
    Tsurumi, Hiroyuki
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1995, 78 (07): : 68 - 81
  • [8] Sample-and-hold circuits for high-speed A/D converters
    Gumenyuk A.S.
    Bocharov Yu.I.
    Russian Microelectronics, 2007, 36 (5) : 342 - 352
  • [9] Jitter Suppression Techniques for High-Speed Sample-and-Hold Circuits
    Jamali-Zavareh, Shiva
    Harjani, Ramesh
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 1 - 11
  • [10] Settling optimised sample-and-hold circuit with high-linearity input switch in 65 nm CMOS
    Shu, G.
    Shu, C.
    Fan, M.
    Ren, J.
    ELECTRONICS LETTERS, 2010, 46 (22) : 1485 - 1486