Modelling and Verification of CoAP over Routing Layer using SPIN Model Checker

被引:7
|
作者
Vattakunnel, Anchal J. [1 ]
Kumar, Suresh N. [1 ]
Kumar, G. Santhosh [1 ]
机构
[1] Cochin Univ Sci & Technol, Dept Comp Sci, Cochin 682022, Kerala, India
关键词
COAP; SPIN; PROMELA; Model checking; Model Verification; IoT; FORMAL VERIFICATION; PROTOCOLS; INTERNET;
D O I
10.1016/j.procs.2016.07.214
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Many of the communication protocols developed for the resource constrained devices are rarely subjected to protocol verification. Design flaws like deadlocks, livelocks, non-progressive cycles etc. may come into view during the realization and can cause catastrophic effects in safety-critical applications. Formal specification of the protocol represented as a model helps to describe and analyse the conformability of the implementation to its specification and subsequently reveal design flaws, if any in the system. The formal model is subject to verification by inserting correctness and safety properties of the protocol and validating logical correctness using a model checking tool. All model checkers suffer from state explosion problem due to enormous states of the model being created. The key contribution of the present work is the introduction of a method to develop a compact verification model which is amenable to full state space search by abstracting the key elements of a protocol. Moreover, many protocol verification works presented in the existing literature consider only a single layer of a communication protocol. To correctly model the overall behaviour of a protocol, interactions between the layers have to be incorporated. The proposed method has been proven useful by considering verification of an application protocol, CoAP for constrained devices by abstracting out the aspects of the underlying routing protocol RPL. Reliable message exchanges among various entities are modeled and its safety and correctness properties were analysed and verified. The results obtained show that the model performs the full state space search by considering all possible routing paths and are free from design flaws. The method described has been implemented by building a validation model in PROMELA and the model is verified by using SPIN model checker. The methodology used in this paper can be used to verify any application layer protocol for constrained devices in IoT scenario that run on top of routing layer. (C) 2016 The Authors. Published by Elsevier B.V.
引用
收藏
页码:299 / 308
页数:10
相关论文
共 50 条
  • [1] Formal verification of ad-hoc routing protocols using SPIN model checker
    de Renesse, R
    Aghvami, AH
    [J]. MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 1177 - 1182
  • [2] Formal Verification of 802.11 MAC Layer Handoff Process Using SPIN Model Checker
    Zhao, Dan
    Zhang, Dafang
    Miao, Li
    [J]. 2009 WRI WORLD CONGRESS ON SOFTWARE ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 402 - +
  • [3] Verification of a Dynamic Channel Model using the SPIN Model Checker
    Friborg, Rune Mollegaard
    Vinter, Brian
    [J]. COMMUNICATING PROCESS ARCHITECTURES 2011, 2011, 68 : 35 - 54
  • [4] Concurrent Usage Control Implementation Verification Using the SPIN Model Checker
    Rajkumar, P. V.
    Ghosh, S. K.
    Dasgupta, P.
    [J]. RECENT TRENDS IN NETWORK SECURITY AND APPLICATIONS, 2010, 89 : 214 - +
  • [5] Modelling and Verification of the FlexRay Startup Mechanism using UPPAAL Model Checker
    Asokan, Shimmi
    SanthoshKumar, G.
    [J]. PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 69 - 73
  • [6] Modelling and Validating 1553B Protocol Using the SPIN Model Checker
    Krishnan, Ranjani
    Lalithambika, V. R.
    [J]. 2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS & NETWORKS (COMSNETS), 2018, : 472 - 475
  • [7] Modeling and Verification of Timed Automaton Based Hybrid Systems Using Spin Model Checker
    Kumar, Suresh N.
    Kumar, G. Santhosh
    [J]. 2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [8] Extended state identification and verification using a model checker
    Robinson-Mallett, Christopher
    Liggesmeyer, Peter
    Muecke, Tilo
    Goltz, Ursula
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 2006, 48 (10) : 981 - 992
  • [9] Interlocking control by Distributed Signal Boxes: Design and verification with the SPIN model checker
    Basagiannis, Stylianos
    Katsaros, Panagiotis
    Pombortsis, Andrew
    [J]. PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, 2006, 4330 : 317 - +
  • [10] Modeling, Verification and Testing of Web Applications Using Model Checker
    Homma, Kei
    Izumi, Satoru
    Takahashi, Kaoru
    Togashi, Atsushi
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (05): : 989 - 999