共 50 条
- [1] Circuit independent weighted pseudo-random BIST pattern generator [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 132 - 137
- [2] Efficient test compaction for pseudo-random testing [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 337 - 342
- [3] A new scan power reducdon scheme using transition freezing for pseudo-random logic BIST [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (04): : 1185 - 1188
- [4] Weighted pseudo-random BIST for N-detection of single stuck-at faults [J]. 13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 178 - 183
- [5] Altering a pseudo-random bit sequence for scan-based BIST [J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175
- [6] Mixed-signal circuit classification in a pseudo-random testing scheme [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (03): : 333 - 342
- [7] Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme [J]. Journal of Electronic Testing, 2002, 18 : 333 - 342
- [8] Low-Power Weighted Pseudo-Random Test Pattern Generation for Launch-on-Capture Delay Testing [J]. 2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
- [9] A Novel Test Scheme for Crossly-polarized Electromagnetic Wave Based on Pseudo-random Codes [J]. 2021 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS 2021), 2021, : 2935 - 2939
- [10] On-chip testing of MEMS using pseudo-random test sequences [J]. DTIP 2003: DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS 2003, 2003, : 50 - 55