Pareto Front Analog Layout Placement using Satisfiability Modulo Theories

被引:0
|
作者
Saif, Sherif M. [1 ]
Dessouky, Mohamed [2 ]
El-Kharashi, M. Watheq [3 ]
Abbas, Hazem [3 ]
Nassar, Salwa [1 ]
机构
[1] Elect Res Inst, Comp & Syst Dept, Giza, Egypt
[2] Mentor Graph Egypt, Cairo 11361, Egypt
[3] Ain Shams Univ, Comp & Syst Engn Dept, Cairo 11517, Egypt
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an analog layout placement tool with emphasis on Pareto front generation. In order to handle the exploding number of analog physical constraints, a new approach based on the use of a Satisfiability Modulo Theories (SMT) solver is suggested. SMT is an area concerned with checking the satisfiability of logical formulas over one or more theories. SMT is usually well-tuned to solve specific problems. To our knowledge, this is the first effort to use SMT to tackle analog placement. The proposed tool implicitly generates multiple layouts that fulfill the given constraints. Therefore, it gives the user the option to choose from the feasible solutions through specifying an aspect ratio or by selecting the optimum solution from the Pareto front of the generated shape function. In contrast to most of the existing techniques, as the number of physical constraints increases the SMT solver processing time decreases. The proposed system yielded layouts with a competitive area and run time compared to other techniques.
引用
收藏
页码:1411 / 1416
页数:6
相关论文
共 50 条
  • [1] Analog Layout Placement Retargeting using Satisfiability Modulo Theories
    Mohamed, Aya
    Dessouky, Mohamed
    Saif, Sherif M.
    2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [2] Exploiting Satisfiability Modulo Theories for Analog Layout Automation
    Saif, Sherif M.
    Dessouky, Mohamed
    Nassar, Salwa
    Abbas, Hazem
    El-Kharashi, M. Watheq
    Abdulaziz, Mohammad
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 73 - 78
  • [3] A Platform for Placement of Analog Integrated Circuits Using Satisfiability Modulo Theories
    Saif, Sherif M.
    Dessouky, Mohamed
    El-Kharashi, M. Watheq
    Abbas, Hazem
    Nassar, Salwa
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (05)
  • [4] Analog Layout Constraints Resolution and Shape Function Generation using Satisfiability Modulo Theories
    Saif, Sherif M.
    Dessouky, Mohamed
    Abbas, Hazem
    El-Kharashi, M. Watheq
    Nassar, Salwa
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [5] Satisfiability modulo theories
    Barrett, Clark
    Sebastiani, Roberto
    Seshia, Sanjit A.
    Tinelli, Cesare
    Frontiers in Artificial Intelligence and Applications, 2009, 185 (01) : 825 - 885
  • [6] Breaking Analog Locking Techniques via Satisfiability Modulo Theories
    Jayasankaran, N. G.
    Borbon, A. Sanabria
    Abuellil, A.
    Sanchez-Sinencio, E.
    Hu, J.
    Rajendran, J.
    2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
  • [7] From propositional satisfiability to satisfiability modulo theories
    Sheini, Hossein M.
    Sakallah, Karem A.
    THEORY AND APPLICATIONS OF SATISFIABILITY TESTING - SAT 2006, PROCEEDINGS, 2006, 4121 : 1 - 9
  • [8] Satisfiability Modulo Theories: An Appetizer
    de Moura, Leonardo
    Bjorner, Nikolaj
    FORMAL METHODS: FOUNDATIONS AND APPLICATIONS, 2009, 5902 : 23 - 36
  • [9] A framework for Satisfiability Modulo Theories
    Kroening, Daniel
    Strichman, Ofer
    FORMAL ASPECTS OF COMPUTING, 2009, 21 (05) : 485 - 494
  • [10] Challenges in satisfiability modulo theories
    Nieuwenhuis, Robert
    Oliveras, Albert
    Rodriguez-Carbonell, Enric
    Rubio, Albert
    TERM REWRITING AND APPLICATIONS, PROCEEDINGS, 2007, 4533 : 2 - +