A single-chip transceiver for 802.11a and Hiperlan2 wireless LANs

被引：4

作者：

Pipilos, S ^{[1
]}

Metaxakis, E ^{[1
]}

Tzimas, A ^{[1
]}

Vlassis, S ^{[1
]}

Sgourenas, S ^{[1
]}

Tsividis, Y ^{[1
]}

Varelas, T ^{[1
]}

机构：

[1] Theta Microelect, GR-15125 Athens, Greece

来源：

2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2003年

关键词：

D O I：

10.1109/RFIC.2003.1213887

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A fully integrated transceiver for 802.11a and Hiperlan2 wireless local area network applications is described. This single-chip transceiver employs direct conversion with on-chip channel-select filters and DC offset cancellation servo circuitry, as well as correction loops for maintaining accurate I/Q balancing and transmitter power control. The transceiver exceeds both WLAN standard requirements for the 54 Mbps mode, demonstrating a receiver sensitivity of -75 dBm for this mode. A highly flexible interface allows a variety of baseband processors to interface with this chip.

引用

页码：33 / 36

页数：4

共 50 条

[1] A single-chip CMOS transceiver for 802.11a/b/g wireless LANs
Ahola, R
Aktas, A
Wilson, J
Rao, KR
Jonsson, F
Hyyryläinen, I
Brolin, A
Hakala, T
Friman, A
Mäkiniemi, T
Hanze, J
Sandén, M
Wallner, D
Guo, Y
Lagerstam, T
Noguer, L
Knuuttila, T
Olofsson, P
Ismail, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) : 2250 - 2258
[2] A silicon bipolar transmitter front-end for 802.11a and HIPERLAN2 wireless LANs
Italia, A
La Paglia, L
Scuderi, A
Carrara, F
Ragonese, E
Palmisano, G
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (07) : 1451 - 1459
[3] An image-reject down-converter for 802.11a and HIPERLAN2 wireless LANs
Egidio Ragonese
Alessandro Italia
Giuseppe Palmisano
[J]. Telecommunication Systems, 2006, 32 : 105 - 115
[4] An image-reject down-converter for 802.11a and HIPERLAN2 wireless LANs
Ragonese, Egidio
Italia, Alessandro
Palmisano, Giuseppe
[J]. TELECOMMUNICATION SYSTEMS, 2006, 32 (2-3) : 105 - 115
[5] A 5.2-GHz silicon bipolar power amplifier for IEEE 802.11a and HIPERLAN2 wireless LANs
Scuderi, A
Carrara, F
Palmisano, G
[J]. ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 203 - 206
[6] A voltage-controlled oscillator for IEEE 802.11a and HiperLAN2 application
Bonfanti, A
Levantino, S
Pellerano, S
Samori, C
Lacaita, AL
Torrisi, F
[J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 695 - 698
[7] On the single-chip implementation of a Hiperlan/2 and IEEE 802.11 a capable modem
Grass, E
Tittelbach-Helmrich, K
Jagdhold, U
Troya, A
Lippert, G
Krüger, O
Lehmann, J
Maharatna, K
Dombrowski, KF
Fiebig, N
Kraemer, R
Mähönen, P
[J]. IEEE PERSONAL COMMUNICATIONS, 2001, 8 (06): : 48 - 57
[8] Performance evaluation of capacity request and allocation mechanisms for HiperLAN2 wireless LANs
Lenzini, L
Mingozzi, E
[J]. COMPUTER NETWORKS-THE INTERNATIONAL JOURNAL OF COMPUTER AND TELECOMMUNICATIONS NETWORKING, 2001, 37 (01): : 5 - 15
[9] A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN
Zargari, M
Terrovitis, M
Jen, SHM
Kaczynski, BJ
Lee, M
Mack, MP
Mehta, SS
Mendis, S
Onodera, K
Samavati, H
Si, WW
Singh, K
Tabatabaei, A
Weber, D
Su, DK
Wooley, BA
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) : 2239 - 2249
[10] A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN
Vassiliou, I
Vavelidis, K
Georgantas, T
Plevridis, S
Haralabidis, N
Kamoulakos, G
Kapnistis, C
Kavadias, S
Kokolakis, Y
Merakos, P
Rudell, JC
Yamanaka, A
Bouras, S
Bouras, I
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2221 - 2231

← 1 2 3 4 5 →