Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew Rotary Oscillatory Array

被引:3
|
作者
Honkote, Vinayak [1 ]
Taskin, Baris [1 ]
机构
[1] Drexel Univ, Philadelphia, PA 19104 USA
关键词
D O I
10.1109/ICCD.2010.5647781
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Rotary clocking is a traveling wave based high-speed resonant clocking technology with low-power and controllable-skew properties. Capacitive load balance and bounded clock skew are identified as the primary requirements to maintain a stable oscillation frequency across the rings and to achieve timing closure, respectively, in the rotary oscillatory array (ROA). Towards this end, two methodologies are proposed to achieve balanced capacitive loads across the rings of the ROA with a bounded skew constraint. Experiments performed on IBM R1 - R5 benchmark circuits show a 5.62X improved capacitive balance and a 3.67% improved clock skew to a total skew of 6.55% of the clock period at 1.8GHz. SPICE simulations show that the frequency variation across the rings of the ROA is reduced from 10.14% to 2.12% as well. Power dissipated with the proposed optimization methodologies are within +/- 1.5% of the conventional design automation techniques for rotary synchronization.
引用
下载
收藏
页码:209 / 214
页数:6
相关论文
共 10 条
  • [1] ZeROA: Zero Clock Skew Rotary Oscillatory Array
    Honkote, Vinayak
    Taskin, Baris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (08) : 1528 - 1532
  • [2] Steiner Tree Based Rotary Clock Routing with Bounded Skew and Capacitive Load Balancing
    Lu, Jianchao
    Honkote, Vinayak
    Chen, Xin
    Taskin, Baris
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 449 - 454
  • [3] Low-Power Anti-Aging Zero Skew Clock Gating
    Huang, Shih-Hsu
    Tu, Wen-Pin
    Chang, Chia-Ming
    Pan, Song-Bin
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (02)
  • [4] Power-mode-aware buffer synthesis for low-power clock skew minimization
    Huang, Shih-Hsu
    Cheng, Chun-Hua
    IEICE ELECTRONICS EXPRESS, 2016, 13 (14):
  • [5] Low-power rotary clock array design
    Yu, Zhengtao
    Liu, Xun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 5 - 12
  • [6] DualSync: Taming Clock Skew Variation for Synchronization in Low-Power Wireless Networks
    Jin, Meng
    Xing, Tianzhang
    Chen, Xiaojiang
    Meng, Xin
    Fang, Dingyi
    He, Yuan
    IEEE INFOCOM 2016 - THE 35TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS, 2016,
  • [7] Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing
    Zhang, Yucong
    Wen, Xiaoqing
    Holst, Stefan
    Miyase, Kohei
    Kajihara, Seiji
    Wunderlich, Hans-Joachim
    Qian, Jun
    2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 149 - 154
  • [8] A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS Technology
    Kancharapu, Naveen Kumar
    Dave, Marshnil
    Masimukkula, Veerraju
    Baghini, Maryam Shojaei
    Sharma, Dinesh Kumar
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 132 - 137
  • [9] Process-variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling
    Tsai, Jeng-Liang
    Chen, Charlie Chung-Ping
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1168 - 1171
  • [10] Low-power fast-lock delay-recycled clock skew-compensation and/or duty-cycle-correction circuit
    Wang, Yi-Ming
    Wei, Shih-Nung
    International Journal of Electrical Engineering, 2012, 19 (02): : 85 - 94