Simple performance models for integrated processing tools

被引:53
|
作者
Wood, SC
机构
[1] Graduate School of Business, Stanford University, Stanford
关键词
D O I
10.1109/66.536105
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Integrated processing tools are becoming increasingly prevalent in modern fabs. Integrated tools consist of several process modules connected around a central handler such that the modules can process several wafers from the same lot simultaneously. Lithography cells and vacuum cluster tools are examples of integrated processors. Simple, intuitive models of the cycle time, throughput, and wafer cost of integrated tools are introduced. The models use two measurable parameters that aggregate tool operations: the incremental cycle time is the average increase in cycle time resulting from a lot size increment of one wafer and the fixed cycle time is the portion of cycle time that is independent of lot size. One example shows how an empirical analysis of a commercial CVD cluster tool was used with the models to identify opportunities to increase tool throughput. In a second example, analytical models of the incremental and fixed cycle times are used to provide insight into the effects of tool configuration on performance, Finally, simulations of single integrated tools are used to show some limitations of the model.
引用
收藏
页码:320 / 328
页数:9
相关论文
共 50 条
  • [1] Simple performance models for integrated processing tools
    Stanford Univ, Stanford, United States
    [J]. IEEE Trans Semicond Manuf, 3 (320-328):
  • [2] Tools and teams: competing models of integrated product development project performance
    Moffat, LK
    [J]. JOURNAL OF ENGINEERING AND TECHNOLOGY MANAGEMENT, 1998, 15 (01) : 55 - 85
  • [3] Models and Tools for CMOS Integrated Inductors
    J. del Pino
    J. R. Sendra
    A. Hernández
    S. L. Khemchandani
    J. Aguilera
    B. González
    J. García
    A. Nunez
    [J]. Analog Integrated Circuits and Signal Processing, 2002, 33 : 171 - 178
  • [4] Models and tools for CMOS integrated inductors
    del Pino, J
    Sendra, JR
    Hernández, A
    Khemchandani, SL
    Aguilera, J
    González, B
    García, J
    Nunez, A
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 33 (02) : 171 - 178
  • [5] Simple tools for forecasting waterflood performance
    Can, B.
    Kabir, C. S.
    [J]. JOURNAL OF PETROLEUM SCIENCE AND ENGINEERING, 2014, 120 : 111 - 118
  • [6] INTEGRATED PERFORMANCE MODELS FOR DISTRIBUTED-PROCESSING IN COMPUTER-COMMUNICATION NETWORKS
    THOMASIAN, A
    BAY, PF
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1985, 11 (10) : 1203 - 1216
  • [7] Simple models for resist processing effects
    Brunner, TA
    Ferguson, RA
    [J]. SOLID STATE TECHNOLOGY, 1996, 39 (06) : 95 - &
  • [8] PANACEA - AN INTEGRATED SET OF TOOLS FOR PERFORMANCE ANALYSIS
    RAMAKRISHNAN, KG
    MITRA, D
    [J]. MODELING TECHNIQUES AND TOOLS FOR COMPUTER PERFORMANCE EVALUATION, 1989, : 25 - 40
  • [9] SIMPLE TECHNIQUE MODELS SILICON INTEGRATED INDUCTORS
    WYATT, MA
    [J]. MICROWAVES & RF, 1995, 34 (15) : 67 - 68
  • [10] A performance model for integrated layer processing
    Ahlgren, B
    [J]. HIGH PERFORMANCE NETWORKING VII, 1997, : 249 - 264