Threshold voltage of Si single-electron transistor

被引：18

作者：

Fujiwara, A ^{[1
]}

Horiguchi, S ^{[1
]}

Nagase, M ^{[1
]}

Takahashi, Y ^{[1
]}

机构：

[1] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2003年 / 42卷 / 4B期

关键词：

silicon; single-electron transistor (SET); threshold voltage; offset charge; background charge; pattern-dependent oxidation; strain;

D O I：

10.1143/JJAP.42.2429

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

We experimentally evaluate threshold voltages of Si single-electron transistors (SET) in order to investigate the effect of offset charges. Threshold voltages show a clear relation to the gate capacitance of SETS, which is a device parameter reflecting the size of the Si island of SETS. This indicates that the fabricated Si SETS do not suffer much from random offset charges that cause the threshold voltages to fluctuate. Moreover, our theoretical analysis shows that the obtained negative threshold voltages strongly suggest the reduction of the band gap of Si islands due to oxidation-induced strain.

引用

页码：2429 / 2433

页数：5

共 50 条

[1] Threshold voltage of Si single-electron transistor
Fujiwara, Akira
Horiguchi, Seiji
Nagase, Masao
Takahashi, Yasuo
1600, Japan Society of Applied Physics (42):
[2] VOLTAGE GAIN IN THE SINGLE-ELECTRON TRANSISTOR
ZIMMERLI, G
KAUTZ, RL
MARTINIS, JM
APPLIED PHYSICS LETTERS, 1992, 61 (21) : 2616 - 2618
[3] Transport through a Si single-electron transistor
Wang, TH
Li, HW
PHYSICA B, 2001, 301 (3-4): : 169 - 173
[4] TIME-RESOLVED MEASUREMENT OF SINGLE-ELECTRON TUNNELING IN A SI SINGLE-ELECTRON TRANSISTOR WITH SATELLITE SI ISLANDS
FUJIWARA, A
TAKAHASHI, Y
MURASE, K
TABE, M
APPLIED PHYSICS LETTERS, 1995, 67 (20) : 2957 - 2959
[5] Asymmetric tunnel barrier in a Si single-electron transistor
Fujiwara, A
Takahashi, Y
Murase, K
MICROELECTRONIC ENGINEERING, 1999, 47 (1-4) : 197 - 199
[6] Theory of activated conduction in a Si single-electron transistor
NTT Basic Research Laboratories, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan
Microelectron Eng, 1 (205-207):
[7] Single-electron transistor in strained Si/SiGe heterostructures
Berer, Thomas
Pachinger, Dietmar
Pillwein, Georg
Muehlberger, Michael
Lichtenberger, Herbert
Brunthaler, Gerhard
Schaeffler, F.
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2006, 34 (1-2): : 456 - 459
[8] Asymmetric tunnel barrier in a Si single-electron transistor
NTT Basic Research Laboratories, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa 243-0198, Japan
Microelectron Eng, 1 (197-199):
[9] Theory of activated conduction in a Si single-electron transistor
Tamura, H
Takahashi, Y
Murase, K
MICROELECTRONIC ENGINEERING, 1999, 47 (1-4) : 205 - 207
[10] THE SINGLE-ELECTRON TRANSISTOR
KASTNER, MA
REVIEWS OF MODERN PHYSICS, 1992, 64 (03) : 849 - 858

← 1 2 3 4 5 →