共 50 条
- [3] Three-Dimensional On-chip Inductance and Resistance Extraction [J]. SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 218 - 223
- [5] Dynamic on-chip thermal optimization for three-dimensional networks-on-chip [J]. Al-Dujaily, R. (raaed.aldujaily@newcastle.ac.uk), 1600, Oxford University Press (56):
- [6] Dynamic On-Chip Thermal Optimization for Three-Dimensional Networks-On-Chip [J]. COMPUTER JOURNAL, 2013, 56 (06): : 756 - 770
- [7] Compact on-chip three-dimensional electromagnetic bandgap structure [J]. 2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 594 - 597
- [8] "Green" On-chip Inductors in Three-Dimensional Integrated Circuits [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 572 - 577
- [9] Electrode configuration study for three-dimensional imaging of on-chip ECT [J]. ENGINEERING RESEARCH EXPRESS, 2023, 5 (02):
- [10] On-Chip DC-DC Converters for Three-Dimensional ICs [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 759 - 764