Power amplifiers in 0.13 μm CMOS for DECT:: A comparison between two different architectures

被引:3
|
作者
Zimmermann, Niklas [1 ]
Johansson, Ted [2 ]
Heinen, Stefan [1 ]
机构
[1] Rhein Westfal TH Aachen, Chair Integrated Analog Circuits, D-52056 Aachen, Germany
[2] Infineon Technol Nord AB, SE-16481 Kista, Sweden
关键词
baluns; CMOS analog integrated circuits; impedance matching; power amplifiers; transformers;
D O I
10.1109/RFIT.2007.4443983
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Two 1.9 GHz power amplifiers (PAs) have been designed and fabricated in a 0.13 mu m standard CMOS process. They are both two-stage push-pull amplifiers with more than 27 dBm output power. The amplifier stages of both PAs have exactly the same transistor structures and sizes, but the input and interstage matching networks are realized differently. The first PA uses on-chip transformers for the coupling of the stages, the second PA LC matching networks. In this paper both topologies are compared and benefits and drawbacks of the different structures are discussed.
引用
收藏
页码:333 / +
页数:2
相关论文
共 50 条
  • [1] A 27.3 dBm DECT power amplifier for 2.5 v supply in 0.13 μm CMOS
    Zirnmermann, Niklas
    Johansson, Ted
    Heinen, Stefan
    2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 30 - +
  • [2] 17-GHz 50-60 mW power amplifiers in 0.13-μm standard CMOS
    Vasylyev, AV
    Weger, P
    Bakalski, W
    Simbuerger, W
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (01) : 37 - 39
  • [3] Class-O: A Highly Linear Class of Power Amplifiers in 0.13μm CMOS for WCDMA/LTE Applications
    Aref, Ahmed Farouk
    Negra, Renato
    Khan, Muhammad Abdullah
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 40 - U47
  • [4] Performance Comparison of 0.13-μm CMOS Low-Noise Amplifiers Designed Using Different Transistor Layouts for Millimeter-Wave Application
    Hassan, S. M. Mohd
    Marzuki, A.
    Farid, N. E.
    Sanusi, R.
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2016, 39 (02): : 112 - 121
  • [5] A low power 24 GHz LNA in 0.13 μm CMOS
    Issakov, V.
    Tiebout, M.
    Cao, Y.
    Thiede, A.
    Simbuerger, W.
    2008 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS, 2008, : 235 - +
  • [6] A Broadband Logarithmic Power Detector in 0.13-μm CMOS
    Kim, Kihyun
    Kwon, Youngwoo
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (09) : 498 - 500
  • [7] Comparison of TDC parameters in 65 nm and 0.13 μm CMOS
    Jurgo, Marijan
    Navickas, Romualdas
    2017 5TH IEEE WORKSHOP ON ADVANCES IN INFORMATION, ELECTRONIC AND ELECTRICAL ENGINEERING (AIEEE'2017), 2017,
  • [8] Low switching losses devices architectures for power management applications integrated in a low cost 0.13μm CMOS technology
    Grelu, C
    Baboux, N
    Bianchi, RA
    Plossu, C
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 477 - 480
  • [9] A comparison between different LCL architectures in space power systems
    Gabriele, Antonio
    Palmisano, Giovanni
    Centonze, Vito
    Ciminelli, Caterina
    2019 EUROPEAN SPACE POWER CONFERENCE (ESPC), 2019,
  • [10] Low Voltage Class-E Power Amplifiers for DECT and Bluetooth in 130nm CMOS
    Fritzin, Jonas
    Alvandpour, Atila
    2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 57 - 60