Efficient Implementation of Hardware-Optimized Gradient Sequences for Real-Time Imaging

被引:5
|
作者
Derbyshire, J. Andrew [1 ]
Herzka, Daniel A. [1 ,2 ]
McVeigh, Elliot R. [1 ,2 ]
Lederman, Robert J. [1 ]
机构
[1] NHLBI, Translat Med Branch, Div Intramural Res, NIH,DHHS, Bethesda, MD 20892 USA
[2] Johns Hopkins Univ, Sch Med, Dept Biomed Engn, Baltimore, MD 21205 USA
关键词
MRI; hardware-optimized; gradient; waveform; realtime; imaging; FISP; bSSFP; PULSE SEQUENCES; OBLIQUE PLANES; DEAD-PERIODS; MRI;
D O I
10.1002/mrm.22211
中图分类号
R8 [特种医学]; R445 [影像诊断学];
学科分类号
1002 ; 100207 ; 1009 ;
摘要
This work improves the performance of interactive real-time imaging with balanced steady-state free precession. The method employs hardware-optimized gradient pulses, together with a novel phase-encoding strategy that simplifies the design and implementation of the optimized gradient waveforms. In particular, the waveforms for intermediate phase-encode steps are obtained by simple linear combination, rather than separate optimized waveform calculations. Gradient waveforms are redesigned in real time as the scan plane is manipulated, and the resulting sequence operates at the specified limits of the MRI gradient subsystem for each new scan-plane orientation. The implementation provides 14-25% improvement in the sequence pulse repetition time over the vendor-supplied interactive real-time imaging sequence for similar scan parameters on our MRI scanner. Magn Reson Med 64:1814-1820, 2010. (C) 2010 Wiley-Liss, Inc.
引用
收藏
页码:1814 / 1820
页数:7
相关论文
共 50 条
  • [1] Logarithmically Optimized Real-Time HDR Tone Mapping With Hardware Implementation
    Kashyap, Sidharth
    Giri, Pushpa
    Bhandari, Ashish Kumar
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1426 - 1430
  • [2] RESOURCE EFFICIENT HARDWARE IMPLEMENTATION FOR REAL-TIME TRAFFIC SIGN RECOGNITION
    Weng, Huai-Mao
    Chiu, Ching-Te
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 1120 - 1124
  • [3] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff–Chu Sequences
    Mohammad M. Mansour
    [J]. Journal of Signal Processing Systems, 2013, 70 : 209 - 218
  • [4] Efficient Hardware Implementation of Real-time Rectification using Adaptively Compressed LUT
    Kim, Jong-hak
    Kim, Jae-gon
    Oh, Jung-kyun
    Kang, Seong-muk
    Cho, Jun-Dong
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (01) : 44 - 57
  • [5] Real-time fast learning hardware implementation
    Zhang, Ming Jun
    Garcia, Samuel
    Terre, Michel
    [J]. International Journal for Simulation and Multidisciplinary Design Optimization, 2023, 14
  • [6] Hardware Implementation for Real-Time Haze Removal
    Zhang, Bin
    Zhao, Jizhong
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1188 - 1192
  • [7] Hardware implementation of programming languages for real-time
    Ward, M
    Audsley, NC
    [J]. EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2002, : 276 - 285
  • [8] A real-time hardware implementation of the Hough transform
    Cucchiara, R
    Neri, G
    Piccardi, M
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 45 (01) : 31 - 45
  • [9] A Hardware-Efficient Algorithm for Real-Time Computation of Zadoff-Chu Sequences
    Mansour, Mohammad M.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (02): : 209 - 218
  • [10] An Efficient Hardware-Optimized Compression Algorithm for Wireless Capsule Endoscopy Image Transmission
    Thone, Jef
    Verlinden, Jeroen
    Puers, Robert
    [J]. EUROSENSORS XXIV CONFERENCE, 2010, 5 : 208 - 211