An Efficient Label Routing on High-Radix Interconnection Networks

被引:0
|
作者
Lei, Fei
Dong, Dezun [1 ]
Liao, Xiangke
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha, Hunan, Peoples R China
关键词
high-radix hierarchical network; co-design; cost-effective adaptive routing; buffer resource; deadlock avoidance; MODEL;
D O I
10.1109/ICPADS.2017.00083
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cost-effective adaptive routing has a significant impact on overall performance for high-radix hierarchical topologies, such as Dragonfly, which achieve a lower network diameter than traditional topologies, Torus and Fat tree, but exhibit a lower degree of adaptiveness for shortest-path routing. Existing adaptive routing methods for those hierarchical topologies improve the adaptiveness by increasing path length, i.e. local or global adaptive routing, and thus suffer from complex and costly deadlock avoidance. This work aims to maximize the routing adaptiveness at the minimum cost of deadlock avoidance. We propose a label routing method for high-radix hierarchical networks. This label routing utilizes a co-design methodology and coordinates the two pipelines, input queue and routing computation, in the router microarchitecture. Packets in the input buffer are labeled by our routing algorithm depending on network states. We reorganize the input buffer and develop a label routing algorithm, named Green-Red Routing, GRR. GRR relaxes the requirement of using virtual channels to eliminate routing deadlock, and mitigates buffer resources dedicated to deadlock avoidance. GRR manages the buffer resources and balance its utilization elaborately, and achieve fully adaptive routing efficiently. We conduct extensive experiments to evaluate the performance of GRR on Dragonfly and compare it with state-of-the-art works. The results show that GRR achieves 10%-35% higher performance than existing routing algorithms under most traffic patterns.
引用
收藏
页码:596 / 603
页数:8
相关论文
共 50 条
  • [1] Dynamic Global Adaptive Routing in High-Radix Networks
    Kasan, Hans
    Kim, Gwangsun
    Yi, Yung
    Kim, John
    PROCEEDINGS OF THE 2022 THE 49TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '22), 2022, : 771 - 783
  • [2] Contention-based Nonminimal Adaptive Routing in High-radix Networks
    Fuentes, Pablo
    Vallejo, Enrique
    Garcia, Marina
    Beivide, Ramon
    Rodriguez, German
    Minkenberg, Cyriel
    Valero, Mateo
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2015, : 103 - 112
  • [3] BoomGate: Deadlock Avoidance in Non-Minimal Routing for High-Radix Networks
    Kwauk, Gyuyoung
    Kang, Seungkwan
    Kasan, Hans
    Son, Hyojun
    Kim, John
    2021 27TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2021), 2021, : 696 - 708
  • [4] Flattened Butterfly : A Cost-Efficient Topology for High-Radix Networks
    Kim, John
    Dally, William J.
    Abts, Dennis
    ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 126 - 137
  • [5] High-Radix On-chip Networks with Low-Radix Routers
    Jain, Animesh
    Parikh, Ritesh
    Bertacco, Valeria
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 289 - 294
  • [6] The deflection self-routing Delta network: a dynamically fault-tolerant high-radix multistage interconnection network
    Jae-Hyun Park
    The Journal of Supercomputing, 2011, 55 : 432 - 447
  • [7] The deflection self-routing Delta network: a dynamically fault-tolerant high-radix multistage interconnection network
    Park, Jae-Hyun
    JOURNAL OF SUPERCOMPUTING, 2011, 55 (03): : 432 - 447
  • [8] Routing Partial Permutations in Interconnection Networks based on Radix Sorting
    Jain, Tripti
    Schneider, Klaus
    PROCEEDINGS OF THE 2018 13TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2018,
  • [9] SCOC: High-Radix Switches Made of Bufferless Clos Networks
    Chrysos, Nikolaos
    Minkenberg, Cyriel
    Rudquist, Mark
    Basso, Claude
    Vanderpool, Brian
    2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 402 - 414
  • [10] Microarchitecture of a high-radix router
    Kim, J
    Dally, WJ
    Towles, B
    Gupta, AK
    32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 420 - 431