Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters of Odd Length Based on Fast FIR Algorithm

被引:24
|
作者
Tsao, Yu-Chi [1 ]
Choi, Ken [1 ]
机构
[1] IIT, Dept Elect & Comp Engn, Chicago, IL 60616 USA
关键词
Digital signal processing (DSP); fast FIR algorithms (FFAs); parallel FIR; symmetric convolution; very large scale integration (VLSI);
D O I
10.1109/TCSII.2012.2195062
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on fast FIR algorithms (FFAs), this brief proposes new parallel FIR filter architectures, which are beneficial to symmetric convolutions of odd length in terms of the hardware cost. The proposed parallel FIR architectures exploit the inherent nature of symmetric coefficients reducing half the number of multipliers in the subfilter section at the expense of increase in adders in preprocessing and postprocessing blocks. Exchanging multipliers with adders is advantageous because adders weigh less than multipliers in terms of silicon area, and in addition, the overhead from the increase in adders in preprocessing and postprocessing blocks stay fixed, not increasing along with the length of the FIR filter, whereas the number of reduced multipliers increases along with the length of the FIR filter. For example, for a three-parallel 81-tap filter, the proposed structure saves 26 multipliers at the expense of five adders, whereas for a three-parallel 591-tap filter, the proposed structure saves 196 multipliers at the expense of five adders still. Overall, the proposed parallel FIR structures can lead to significant hardware savings for symmetric convolution in odd length from the existing FFA parallel FIR filter, particularly when the length of the filter is large.
引用
收藏
页码:371 / 375
页数:5
相关论文
共 50 条
  • [1] Hardware-Efficient VLSI Implementation for 3-Parallel Linear-Phase FIR Digital Filter of Odd Length
    Tsao, Yu-Chi
    Choi, Ken
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 998 - 1001
  • [2] Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm
    Tsao, Yu-Chi
    Choi, Ken
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 366 - 371
  • [3] VLSI ARRAY PROCESSORS FOR LINEAR-PHASE FIR FILTERS
    ABDELRAHEEM, E
    ELGUIBALY, F
    ANTONIOU, A
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1995, 20 (02): : 73 - 77
  • [4] An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach
    Poonnen, Thomas
    Fam, Adly T.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1122 - 1128
  • [5] An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach
    Poonnen, T
    Fam, AT
    [J]. ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 93 - 96
  • [6] Novel Structure for Area-Efficient Implementation of FIR Filters
    Lou, Xin
    Meher, Pramod Kumar
    Yu, Yajun
    Ye, Wenbin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (10) : 1212 - 1216
  • [7] COMPUTATIONALLY EFFICIENT NARROWBAND LINEAR-PHASE FIR FILTERS
    SARAMAKI, T
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (01): : 20 - 24
  • [8] EFFICIENT DETERMINATION OF FIR WIENER FILTERS WITH LINEAR-PHASE
    MANOLAKIS, D
    KALOUPTSIDIS, N
    CARAYANNIS, G
    [J]. ELECTRONICS LETTERS, 1982, 18 (10) : 429 - 431
  • [9] Area-efficient parallel FIR digital filter implementations
    Parker, DA
    Parhi, KK
    [J]. INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 93 - 111
  • [10] VERY FAST METHOD FOR THE DESIGN OF FIR DIGITAL-FILTERS WITH LINEAR-PHASE
    JANARDHANAN, P
    NEELAKANTAN, MN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (02): : 253 - 254