共 50 条
- [2] Low Power RAM-Based Hierarchical CAM on FPGA [J]. 2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
- [3] Test of RAM-based FPGA: Methodology and application to the interconnect [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 230 - 237
- [4] RAM-based programmable stack filter implementation [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 474 - 477
- [5] A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4641 - 4644
- [6] RAM-BASED TONE MAPPING FOR HIGH DYNAMIC RANGE IMAGES [J]. ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1110 - +
- [7] RAM-based FPGA's: A test approach for the configurable logic [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 82 - 88
- [9] Generalization and Implementation of RAM-Based Key-Value Store [J]. 2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE & COMPUTATIONAL INTELLIGENCE (CSCI), 2016, : 1412 - 1413
- [10] A Reconfigurable Pattern Matching Hardware Implementation using On-Chip RAM-Based FSM [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 49 - 52