Code generator implementation on FPGA for an optical ZCZ code using a Sylvester type Hadamard matrix

被引:4
|
作者
Matsumoto, Takahiro [1 ]
Matsufuji, Shinya [1 ]
机构
[1] Yamaguchi Univ, Grad Sch Sci & Engn, Ube, Yamaguchi 7558611, Japan
关键词
optical communication; optical ZCZ code; optical CDMA system; code generator; field programmable gate array;
D O I
10.1109/IWSDA.2007.4408365
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The optical ZCZ code is a set of pairs of binary and bi-phase sequences with zero correlation zone. An optical code division multiple access (CDMA) system using this code can remove co-channel interference and influence of multi-path. We proposed the compact construction of a bank of matched filters for this code in a receiver. But we have not proposed the construction of a code generator for this code in a transmitter yet. In this paper, we propose the construction of two code generators for an optical ZCZ code using a Sylvester-type Hadamard matrix, which are called ROM-type and non ROM-type code generators. This ROM-type code generator can be constructed by a ROM and a up-counter. Similarly, this non ROM-type code generator can be constructed by a up-counter, flip-flops and logic gates. The ROM-type and non ROM-type code generators are implemented on a field programmable gate array (FPGA) corresponding to 400, 000 logic gates, and the non ROM-type code generator can reduce logic elements than the ROM-type code generator.
引用
收藏
页码:228 / 232
页数:5
相关论文
共 50 条
  • [1] The bank of matched filters for an optical ZCZ code using a sylvester type hadamard matrix
    Matsumoto, Takahiro
    Tsukiashi, Shigeo
    Matsufuji, Shinya
    Tanada, Yoshihiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (09) : 2292 - 2298
  • [2] Matched Filter Bank Implementation on FPGA for a Mutually Orthogonal Set of ZCZ Codes Using Hadamard and ZCZ Codes
    Matsumoto, Takahiro
    Nishikawa, Takahiro
    Torii, Hideyuki
    Matsufuji, Shinya
    2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2013, : 764 - 767
  • [3] A NOVEL DESIGN OF DIVIDER AND STRUCTURE FOR FPGA IMPLEMENTATION IN P CODE GENERATOR
    Zhong Yi
    Zheng Huaxia
    Wang Jun
    Gong Wenfei
    Li Jiaqi
    Gao Wei
    Gui Xiaoyan
    2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 429 - 433
  • [4] Indoor Experiment of BER Performance of Optical CDMA System Using Optical ZCZ Code
    Matsumoto, Takahiro
    Suwaki, Yu
    Matsufuji, Shinya
    12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2, 2010, : 890 - 893
  • [5] FPGA Implementation of an Area Efficient Matrix Code with Encoder Reuse Method
    Athira, J.
    Yamuna, B.
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2018, : 254 - 257
  • [6] Simulation and Implementation of LDPC Code in FPGA
    Straus, Pavel
    Kolka, Zdenek
    2013 23RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2013, : 346 - 349
  • [7] Novel design and FPGA based implementation of a byte-wise CRC code generator chip using VHDL
    Aligarh Muslim Univ, Aligarh, India
    IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 1998, 15 (06): : 487 - 490
  • [8] A novel design and FPGA based implementation of a byte-wise CRC code generator chip using VHDL
    Hasan, M
    Abbasi, SA
    Khan, KN
    Faraz, SA
    IETE TECHNICAL REVIEW, 1998, 15 (06) : 487 - 490
  • [9] Construction of Optical ZCZ Code Generators With the Smallest Zero Correlation Zone
    Matsumoto, Takahiro
    Matsufuji, Shinya
    NEW ASPECTS OF APPLIED INFORMATICS, BIOMEDICAL ELECTRONICS AND INFORMATICS AND COMMUNICATION, 2010, : 216 - +
  • [10] Walsh-Hadamard Code Design Using Optical Nonlinear Material
    Mandal, Sandip
    Samanta, Supriti
    Maity, Goutam Kumar
    Mukhopadhyay, Subhadipta
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 565 - 569