Design and validate embedded SW with the formal language SDL

被引:0
|
作者
Conquet, E [1 ]
Touet, G [1 ]
机构
[1] Matra Marconi Space, On Board SW Div, F-31402 Toulouse 04, France
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Embedded software in the space domain must satisfy a set of strong constraints related to behaviour and performance, to fulfil user requirements. Moreover, due to the cost reduction trend in the domain and to the global necessity of increasing the quality of complex software systems, early design validation has become a real challenge for software designers. Currently used methods such as HOOD lacks support for behaviour description. This calls for the adoption of new design strategies based on formal description of the behaviour and on the use of simulation techniques to check the proposed design solution. Following a preliminary successful experience in the context of an ESTEC R&D study called DDV1 [DDV96], the SDL and MSC languages and the ObjectGeode tool have been evaluated on a real project. This paper describes the process set up for this evaluation, gives a summary of the main conclusions which are much positive and proposes some ideas for future use of such techniques in the development of On-Board software.
引用
收藏
页码:33 / 39
页数:7
相关论文
共 50 条
  • [1] Formal operations for SDL language profiles
    Grammes, Ruediger
    System Analysis and Modeling: Language Profiles, 2006, 4320 : 49 - 63
  • [2] Engineering the SDL formal language definition
    Prinz, A
    Von Löwis, M
    FORMAL METHODS FOR OPEN OBJECT-BASED DISTRIBUTED SYSTEMS, PROCEEDINGS, 2003, 2884 : 47 - 63
  • [3] SDL-TRAN-An Interactive Generator for Formal Description Language SDL
    张尧学
    陈桦
    张越
    刘国丽
    JournalofComputerScienceandTechnology, 1996, (01) : 49 - 60
  • [4] A language for formal design of embedded intelligence research systems
    Dittes, Benjamin
    Goerick, Christian
    ROBOTICS AND AUTONOMOUS SYSTEMS, 2011, 59 (3-4) : 181 - 193
  • [5] Generating a compiler for SDL from the formal language definition
    Prinz, A
    von Löwis, M
    SDL 2003: SYSTEM DESIGN, PROCEEDINGS, 2003, 2708 : 150 - 165
  • [6] DESIGN AND ANALYSIS OF FORMAL SPECIFICATIONS WITH THE SDL-MACHINE
    AHRENS, K
    FISCHER, J
    HOLZ, E
    SCHIEFERDECKER, I
    SYSTEMS ANALYSIS MODELLING SIMULATION, 1991, 8 (4-5): : 327 - 342
  • [7] Mutation testing applied to validate SDL specifications
    Sugeta, T
    Maldonado, JC
    Wong, WE
    TESTING OF COMMUNICATING SYSTEMS, 2004, 2978 : 193 - 208
  • [8] Formal methods in embedded design
    Johnson, SD
    COMPUTER, 2003, 36 (11) : 104 - 106
  • [9] Prototyping of embedded digital systems from SDL language: A case study
    Marcon, CAM
    Hessel, F
    Amory, AM
    Ries, LHL
    Moraes, FG
    Calazans, NLV
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 133 - 138
  • [10] A combined approach to validate the design of embedded network devices
    Martignano, M
    Drago, N
    Fummi, F
    Martini, S
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 169 - 172