共 39 条
- [2] Compiler managed micro-cache bypassing for high performance EPIC processors 35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 134 - 145
- [3] Optimizing Integrated Application Performance with Cache-Aware Metascheduling ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS: OTM 2011, PT II, 2011, 7045 : 432 - +
- [5] Cache-Emulated Register File: An Integrated On-Chip Memory Architecture for High Performance GPGPUs 2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
- [6] Flash-Aware High-Performance and Endurable Cache 2015 IEEE 23RD INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2015), 2015, : 47 - 50
- [7] PACMan: Prefetch-Aware Cache Management for High Performance Caching PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 442 - 453
- [8] Monitoring Performance and Power for Application Characterization with the Cache-Aware Roofline Model PARALLEL PROCESSING AND APPLIED MATHEMATICS (PPAM 2013), PT I, 2014, 8384 : 747 - 760
- [9] New Two-Level L1 Data Cache Bypassing Technique for High Performance GPUs JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2021, 17 (01): : 51 - 62
- [10] SFDC: File Access Pattern Aware Cache Framework for High-performance Computer 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 342 - 350