Application Characteristics-Aware Sporadic Cache Bypassing for high performance GPGPUs

被引:5
|
作者
Do, Cong Thuan [1 ]
Kim, Jong Myon [2 ]
Kim, Cheol Hong [1 ]
机构
[1] Chonnam Natl Univ, Sch Elect & Comp Engn, Gwangju 500757, South Korea
[2] Univ Ulsan, Sch Elect Engn, Ulsan 680749, South Korea
基金
新加坡国家研究基金会;
关键词
GPGPU; Cache; Bypass; Performance; Miss rate; REPLACEMENT ALGORITHMS; GPU; MANAGEMENT; PARALLELISM; HIERARCHY; POLICIES; ENERGY;
D O I
10.1016/j.jpdc.2018.09.001
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern graphics processing units (CPUs) with massive parallel architecture can boost the performance of both graphics and general-purpose applications. With the support of new programming tools, GPUs have become one of the most attractive platforms in the exploitation of the high thread-level parallelism. In the recent GPUs, hierarchical cache memories have been employed to support irregular memory-access patterns. However, the L1 data cache exhibits a poor efficiency in GPUs, and this is mainly due to the cache contention and the resource congestion. This paper shows that the L1 data cache does not always positively impact applications in terms of the performance; in fact, many applications are even slowed down due to the use of the L1 data cache. In this paper, a novel cache bypassing mechanism (CARB) is proposed to increase the efficiency of the GPU cache management and to improve the GPU performance. The CARB mechanism exploits the characteristics of the currently executed applications to estimate the performance impact of the L1 data cache on the GPU, and it then allows memory requests to bypass the cache in discrete phases during the execution time. The bypassing decision is determined adaptively at runtime. Experiment results show that the CARB mechanism achieves an average speedup of 22% for a wide range of GPGPU applications. (C) 2018 Elsevier Inc. All rights reserved.
引用
收藏
页码:238 / 250
页数:13
相关论文
共 39 条
  • [1] Early miss prediction based periodic cache bypassing for high performance GPUs
    Do, Cong Thuan
    Kim, Jong Myon
    Kim, Cheol Hong
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 55 : 44 - 54
  • [2] Compiler managed micro-cache bypassing for high performance EPIC processors
    Wu, YF
    Rakvic, R
    Chen, LL
    Miao, CC
    Chrysos, G
    Fang, J
    35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, : 134 - 145
  • [3] Optimizing Integrated Application Performance with Cache-Aware Metascheduling
    Dougherty, Brian
    White, Jules
    Kegley, Russell
    Preston, Jonathan
    Schmidt, Douglas C.
    Gokhale, Aniruddha
    ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS: OTM 2011, PT II, 2011, 7045 : 432 - +
  • [4] An L2 Cache Architecture Supporting Bypassing for Low Energy and High Performance
    Park, Jungwoo
    Kim, Soontae
    Hou, Jong-Uk
    ELECTRONICS, 2021, 10 (11)
  • [5] Cache-Emulated Register File: An Integrated On-Chip Memory Architecture for High Performance GPGPUs
    Jing, Naifeng
    Wang, Jianfei
    Fan, Fengfeng
    Yu, Wenkang
    Jiang, Li
    Li, Chao
    Liang, Xiaoyao
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [6] Flash-Aware High-Performance and Endurable Cache
    Xia, Qianbin
    Xiao, Weijun
    2015 IEEE 23RD INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2015), 2015, : 47 - 50
  • [7] PACMan: Prefetch-Aware Cache Management for High Performance Caching
    Wu, Carole-Jean
    Jaleel, Aamer
    Martonosi, Margaret
    Steely, Simon C., Jr.
    Emer, Joel
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 442 - 453
  • [8] Monitoring Performance and Power for Application Characterization with the Cache-Aware Roofline Model
    Antao, Diogo
    Tanica, Luis
    Ilic, Aleksandar
    Pratas, Frederico
    Tomas, Pedro
    Sousa, Leonel
    PARALLEL PROCESSING AND APPLIED MATHEMATICS (PPAM 2013), PT I, 2014, 8384 : 747 - 760
  • [9] New Two-Level L1 Data Cache Bypassing Technique for High Performance GPUs
    Kim, Gwang Bok
    Kim, Cheol Hong
    JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2021, 17 (01): : 51 - 62
  • [10] SFDC: File Access Pattern Aware Cache Framework for High-performance Computer
    Dong, Wenrui
    Liu, Guangming
    Yu, Jie
    Hu, Wei
    Liu, Xin
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 342 - 350