Thermal fatigue behavior of flip-chip joints with lead-free solders

被引:9
|
作者
Shohji, I [1 ]
Mori, F
Kobayashi, KF
机构
[1] Gunma Univ, Fac Engn, Kiryu, Gumma 3768515, Japan
[2] IBM Japan Ltd, Yasu 5202392, Japan
[3] Osaka Univ, Grad Sch Engn, Suita, Osaka 5650871, Japan
关键词
lead-free soldering; flip-chip; thermal fatigue; crack; microstructure;
D O I
10.2320/matertrans.42.790
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Thermal cycle tests were performed for Rip-chip joints with several lead-fret solders in order to research the thermal fatigue behavior of the joints. A joint with Sn-3.5Ag solder was ruptured by solder cracking in the neighborhood of the joint interface. A joint with Sn3.5-Ag-0.76Cu solder was ruptured by interfacial cracking at the Al/Ni interface, and the lifetime before the rupture was shorter than that of the Sn-3.5Ag solder. Although the rupture modes were different, both joints showed a sufficient fatigue life to tolerate the alignment stress in the hip-chip bonding process. In the case of a joint with Sn-1.9Ag-0.52Cu-7.6Bi solder, an interfacial crack was observed in the joint immediately after reflow soldering. Bi segregation was found in the cracked interface. The cracked microstructure was similar to the structure of lifted-off joints often observed when soldering through-holt circuits with Bi-bearing solder. These thermal cycle test result with Sn-3.5Ag and Sn-3.5Ag-0.76Cu solders demonstrate that there is a possibility of using flip-chip joints with these solders for conventional electronic applications.
引用
收藏
页码:790 / 793
页数:4
相关论文
共 50 条
  • [1] Characterization of lead-free solders in flip chip joints
    Wiese, S
    Meusel, E
    JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (04) : 531 - 538
  • [2] Constitutive behaviour of lead-free solders vs. lead-containing solders experiments on bulk specimens and flip-chip joints
    Wiese, S
    Schubert, A
    Walter, H
    Dudek, R
    Feustel, F
    Meusel, E
    Michel, B
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 890 - 902
  • [3] Characterization of lead-free solders and under bump metallurgies for flip-chip package
    Lin, JK
    De Silva, A
    Frear, D
    Guo, YF
    Jang, JW
    Li, L
    Mitchell, D
    Yeung, B
    Zhang, C
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 455 - 462
  • [4] Characterization of lead-free solders and under bump metallurgies for flip-chip package
    Lin, JK
    De Silva, A
    Frear, D
    Guo, YF
    Hayes, S
    Jang, JW
    Li, L
    Mitchell, D
    Yeung, B
    Zhang, C
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (04): : 300 - 307
  • [5] Flip chip metallurgies for lead-free solders
    Korhonen, TM
    Hong, SJ
    Korhonen, MA
    Li, CY
    ELECTRONIC PACKAGING MATERIALS SCIENCE X, 1998, 515 : 79 - 83
  • [6] Reliability assessment of flip-chip assemblies with lead-free solder joints
    Schubert, A
    Dudek, R
    Walter, H
    Jung, E
    Gollhardt, A
    Michel, B
    Reichl, H
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1246 - 1255
  • [7] Evaluation of Cu-bumps with lead-free solders for flip-chip package applications
    Lin, Kung-Liang
    Chang, Edward-Yi
    Shih, Lin-Chi
    MICROELECTRONIC ENGINEERING, 2009, 86 (12) : 2392 - 2395
  • [8] Influence of intermetallic properties on reliability of lead-free flip-chip solder joints
    Limaye, Paresh
    Vandevelde, Bart
    Labie, Riet
    Vandepitte, Dirk
    Verlinden, Bert
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 51 - 57
  • [9] Lead-free bump interconnections for flip-chip applications
    Karim, ZS
    Schetty, R
    TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 274 - 278
  • [10] Optimisation modelling for thermal fatigue reliability of lead-free interconnects in fine-pitch flip-chip packaging
    Stoyanov, Swyan
    Bailey, Chris
    Desmulliez, Marc
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2009, 21 (01) : 11 - 24