Dynamic scheduling and fault-tolerance: Specification and verification

被引:5
|
作者
Janowski, T [1 ]
Joseph, M [1 ]
机构
[1] Tata Res Dev & Design Ctr, Pune, Maharashtra, India
关键词
real-time distributed systems; provable fault-tolerance; provable schedulability; timed process algebra; timed modal logic;
D O I
10.1023/A:1026537232278
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Consider a distributed real-time program which is executed on a system with a limited set of hardware resources. Assume the program is required to satisfy some timing constraints, despite the occurrence of anticipated hardware failures. For efficient use of resources, scheduling decisions must be taken at run-time, considering deadlines, the load and hardware failures. The paper demonstrates how to reason about such dynamically scheduled programs in the framework of a timed process algebra and modal logic. The algebra provides a uniform process encoding of programs, hardware and schedulers, with an operational semantics of a process depending on the assumptions about faults. The logic specifies the timing properties of a process and verifies them via this fault-affected semantics, establishing fault-tolerance. The approach lends itself to application of existing tools and results supporting reasoning in process algebras and modal logics.
引用
下载
收藏
页码:51 / 81
页数:31
相关论文
共 50 条
  • [1] Dynamic Scheduling and Fault-Tolerance: Specification and Verification
    Tomasz Janowski
    Mathai Joseph
    Real-Time Systems, 2001, 20 : 51 - 81
  • [2] Specification and verification of fault-tolerance, timing, and scheduling
    Liu, ZM
    Joseph, M
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1999, 21 (01): : 46 - 89
  • [3] Verification of language based fault-tolerance
    Earle, CB
    Fredlund, LA
    COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2005, 2005, 3643 : 140 - 149
  • [4] A COMPOSITIONAL FRAMEWORK FOR FAULT-TOLERANCE BY SPECIFICATION TRANSFORMATION
    PELED, D
    JOSEPH, M
    THEORETICAL COMPUTER SCIENCE, 1994, 128 (1-2) : 99 - 125
  • [5] Security, fault-tolerance and their verification for ambient systems
    Hoepman, JH
    SECURITY AND PRIVACY IN THE AGE OF UNCERTAINTY, 2003, 122 : 441 - 446
  • [6] A Verification Strategy for Fault-Detection and Fault-Tolerance Circuits
    Boschi, Gabriele
    Mariani, Riccardo
    Lorenzini, Stefano
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [7] High speed dynamic fault-tolerance
    Sengupta, J
    Bansal, PK
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 669 - 675
  • [8] Formal Verification of Automatic Circuit Transformations for Fault-Tolerance
    Burlyaev, Dmitry
    Fradet, Pascal
    PROCEEDINGS OF THE 15TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2015), 2015, : 41 - 48
  • [9] Formal Specification of Button-Related Fault-Tolerance Micropatterns
    Sun, Mu
    Meseguer, Jose
    REWRITING LOGIC AND ITS APPLICATIONS, WRLA 2014, 2014, 8663 : 263 - 279
  • [10] A multiprocessor scheduling algorithm for low overhead fault-tolerance
    Hashimoto, K
    Tsuchiya, T
    Kikuno, T
    SEVENTEENTH IEEE SYMPOSIUM ON RELIABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 1998, : 186 - 194