Aggregation of clans to speed-up solving linear systems on parallel architectures

被引:0
|
作者
Zaitsev, Dmitry A. [1 ]
Shmeleva, Tatiana R. [2 ]
Luszczek, Piotr [3 ]
机构
[1] Univ Informat Technol & Management Rzeszow, Dept Informat Technol, Rzeszow, Poland
[2] State Univ Intellectual Technol & Telecommun, Comp Sci Dept, Odessa, Ukraine
[3] Univ Tennessee, Innovat Comp Lab, Knoxville, TN USA
关键词
Linear system; parallel architecture; clan composition; graph partitioning; speed-up; load balancing; ALGORITHM; EQUATIONS; MODELS;
D O I
10.1080/17445760.2021.2004412
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The paper further refines the clan composition technique that is considered a way of matrix partitioning into a union of block-diagonal and block-column matrices. This enables solving the individual systems for each horizontal block on a separate computing node, followed by solving the composition system.The size of minimal clans, obtained as a result of matrix decomposition, varies considerably. For load balancing, early versions of ParAd software were using dynamic scheduling of jobs. The present paper studies a task of static balancing the clan size. Rather good results are obtained using a fast bin packing algorithm with the first fit on a sorted array which are considerably improved applying a multi-objective graph partitioning with software package METIS. Aggregation of clans allows us to obtain up to three times extra speed-up, including systems over fields of real numbers, on matrices from Model Checking Contest and Matrix Market.
引用
收藏
页码:198 / 219
页数:22
相关论文
共 50 条
  • [1] Solving Linear Diophantine Systems on Parallel Architectures
    Zaitsev, Dmitry
    Tomov, Stanimire
    Dongarra, Jack
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (05) : 1158 - 1169
  • [2] SPEED-UP IN HIERARCHICAL SYSTEMS
    TUCKER, J
    [J]. JOURNAL OF SYMBOLIC LOGIC, 1974, 39 (02) : 411 - 412
  • [3] Speed-Up of GIS Processing Using Multicore Architectures
    Nita, Iulian
    Costachioiu, Teodor
    Lazarescu, Vasile
    [J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2011, PT II, 2011, 6783 : 293 - 302
  • [4] Parallel machine scheduling with speed-up resources
    Chen, Lin
    Ye, Deshi
    Zhang, Guochuan
    [J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2018, 268 (01) : 101 - 112
  • [5] Speed-up simulated annealing by parallel coordinates
    Ye, Hong
    Lin, Zhiping
    [J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2006, 173 (01) : 59 - 71
  • [6] A LINEAR SPEED-UP THEOREM FOR CELLULAR AUTOMATA
    MAZOYER, J
    REIMEN, N
    [J]. THEORETICAL COMPUTER SCIENCE, 1992, 101 (01) : 59 - 98
  • [7] Super-linear speed-up of a parallel multigrid Navier-Stokes solver on Flosolver
    Venkatesh, TN
    Sarasamma, VR
    Rajalakshmy, S
    Sahu, KC
    Govindarajan, R
    [J]. CURRENT SCIENCE, 2005, 88 (04): : 589 - 593
  • [8] Linear speed-up for cellular automata synchronizers and applications
    Heen, O
    [J]. THEORETICAL COMPUTER SCIENCE, 1997, 188 (1-2) : 45 - 57
  • [9] A Rule-based Parallel Processing to Speed-Up an Application
    Basco, Jo Ryan
    Gerardo, Bobby D.
    Dofitas, Cyreneo, Jr.
    Byun, Yung-Cheol
    Tanguilig, Bartolome, III
    [J]. PROCEEDINGS OF THE 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMERCE AND ENTERPRISE COMPUTING (CEC 2012), 2012, : 144 - 146
  • [10] WORK-PRESERVING SPEED-UP OF PARALLEL MATRIX COMPUTATIONS
    PAN, VY
    PREPARATA, FP
    [J]. SIAM JOURNAL ON COMPUTING, 1995, 24 (04) : 811 - 821